



STRAIN-ENGINEERED MOSFETS

C. K. Maiti
T. K. Maiti



CRC Press
Taylor & Francis Group

STRAIN-ENGINEERED MOSFETs

C. K. Maiti
T. K. Maiti



CRC Press
Taylor & Francis Group
Boca Raton London New York

CRC Press is an imprint of the
Taylor & Francis Group, an Informa business

CRC Press
Taylor & Francis Group
6000 Broken Sound Parkway NW, Suite 300
Boca Raton, FL 33487-2742

© 2013 by Taylor & Francis Group, LLC
CRC Press is an imprint of Taylor & Francis Group, an Informa business

No claim to original U.S. Government works

Printed in the United States of America on acid-free paper
Version Date: 2012928

International Standard Book Number: 978-1-4665-0055-6 (Hardback)

This book contains information obtained from authentic and highly regarded sources. Reasonable efforts have been made to publish reliable data and information, but the author and publisher cannot assume responsibility for the validity of all materials or the consequences of their use. The authors and publishers have attempted to trace the copyright holders of all material reproduced in this publication and apologize to copyright holders if permission to publish in this form has not been obtained. If any copyright material has not been acknowledged please write and let us know so we may rectify in any future reprint.

Except as permitted under U.S. Copyright Law, no part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, please access www.copyright.com (<http://www.copyright.com/>) or contact the Copyright Clearance Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. CCC is a not-for-profit organization that provides licenses and registration for a variety of users. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

Trademark Notice: Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation without intent to infringe.

Library of Congress Cataloging-in-Publication Data

Maiti, C. K.
Strain-engineered MOSFETs / C.K. Maiti, T.K. Maiti.
p. cm.
Includes bibliographical references and index.
ISBN 978-1-4665-0055-6 (hardback)
1. Metal oxide semiconductor field-effect transistors--Reliability. 2. Integrated circuits--Fault tolerance. 3. Strains and stresses. I. Maiti, T. K. II. Title.

TK7871.99.M44M248 2012
621.3815'284--dc23

2012031209

Visit the Taylor & Francis Web site at
<http://www.taylorandfrancis.com>

and the CRC Press Web site at
<http://www.crcpress.com>

Contents

Preface.....	ix
About the Authors	xi
List of Abbreviations	xiii
List of Symbols	xvii
1. Introduction	1
1.1 Technology Scaling.....	4
1.2 Substrate-Induced Strain Engineering.....	5
1.3 Process-Induced Stress Engineering.....	5
1.4 Electronic Properties of Strained Semiconductors.....	7
1.5 Strain-Engineered MOSFETs.....	7
1.6 Noise in Strain-Engineered Devices	8
1.7 Technology CAD of Strain-Engineered MOSFETs.....	8
1.8 Reliability of Strain-Engineered MOSFETs.....	10
1.9 Process Compact Modelling.....	10
1.10 Process-Aware Design.....	11
1.11 Summary	12
Additional Reading	13
2. Substrate-Induced Strain Engineering in CMOS Technology	15
2.1 Substrate Engineering	16
2.2 Strained SiGe Film Growth	18
2.3 Strained SiGe:C Film Growth.....	21
2.4 Strained Si Films on Relaxed Si _{1-x} Ge _x	22
2.5 Strained Si on SOI	25
2.6 Strained Ge Film Growth.....	27
2.7 Strained Ge MOSFETs.....	29
2.8 Heterostructure SiGe/SiGe:C Channel MOSFETs	32
2.8.1 Band Alignment.....	33
2.8.2 Mobility Enhancement.....	35
2.8.3 Double Quantum Well p-MOSFETs.....	36
2.9 Strained Si MOSFETs.....	40
2.10 Hybrid Orientation Technology.....	44
2.10.1 Device Simulation.....	45
2.11 Summary	50
Review Questions	51
References	52

3. Process-Induced Stress Engineering in CMOS Technology	53
3.1 Stress Engineering	55
3.2 $\text{Si}_{1-x}\text{Ge}_x$ in Source/Drain	57
3.3 $\text{Si}_{1-y}\text{C}_y$ in Source/Drain	62
3.4 Shallow Trench Isolation (STI)	63
3.5 Contact Etch Stop Layer (CESL)	64
3.6 Silicidation	67
3.7 Stress Memorisation Technique (SMT)	68
3.8 Global vs. Local Strain	69
3.9 BEOL Stress: Through-Silicon Via	71
3.10 TSV Modelling	78
3.11 Summary	84
Review Questions	84
References	85
4. Electronic Properties of Strain-Engineered Semiconductors	87
4.1 Basics of Stress Engineering	89
4.1.1 Stress	89
4.2 Stress–Strain Relationships	90
4.2.1 Modelling of Stress Generation	91
4.3 Strain-Engineered MOSFETs: Current	91
4.4 Energy Gap and Band Structure	93
4.4.1 Bulk Si Band Structure	93
4.5 Silicon Conduction Band	94
4.6 Silicon Valence Band	95
4.7 Band Structure under Stress	96
4.8 Piezoresistive Mobility Model	100
4.9 Strain-Induced Mobility Model	103
4.9.1 Strain-Induced Mobility Model under Electron– Phonon Interaction	104
4.9.2 Strain-Induced Interaction Potential Scattering by Acoustic Phonon	104
4.9.3 Transition Probability for Acoustic Phonon Scattering	106
4.9.4 Strain-Induced Scattering Matrix	107
4.9.5 Relaxation Time for Acoustic Phonon Scattering	108
4.10 Implementation of Mobility Model	110
4.11 Summary	111
Review Questions	111
References	112
5. Strain-Engineered MOSFETs	115
5.1 Process Integration	118
5.1.1 Power Consumption	118
5.1.2 Leakage Current	119

5.1.3	Metal Gate Electrodes	120
5.1.4	High-k Gate Dielectrics.....	121
5.2	Multigate Transistors.....	122
5.3	Double-Gate MOSFET	123
5.4	Ω -FinFET	125
5.5	Tri-Gate FinFET	127
5.6	FinFETs Using Gate-Induced Stress	129
5.7	Stress-Engineered FinFETs.....	133
5.8	Layout Dependence	138
5.9	Summary.....	141
	Review Questions	141
	References	141
6.	Noise in Strain-Engineered Devices	143
	<i>C. Mukherjee</i>	
6.1	Noise Mechanisms.....	146
6.2	Fundamental Noise Sources.....	147
6.2.1	Thermal Noise.....	147
6.2.2	Shot Noise	147
6.2.3	Generation–Recombination Noise.....	148
6.2.4	Random Telegraph Signal (RTS) Noise.....	149
6.2.5	1/f Noise	151
6.3	1/f Noise in MOSFETs	154
6.3.1	Number Fluctuations	154
6.3.2	Mobility Fluctuations	158
6.4	Noise Characterisation in MOSFETs.....	159
6.4.1	Noise Measurements as a Diagnostic Tool.....	159
6.5	Strain Effects on Noise in MOSFETs.....	162
6.5.1	n-MOSFET under Tensile Stress	162
6.5.2	n-MOSFET under Compressive Stress.....	163
6.5.3	p-MOSFET under Compressive Stress.....	163
6.5.4	Number Fluctuation Model under Strain	167
6.5.4.1	Mechanisms for Change in Noise PSD under Strain	167
6.6	Noise in Strain-Engineered MOSFETs.....	171
6.6.1	Low-Frequency Noise Measurements	172
6.6.2	Strained Si MOSFETs.....	173
6.7	Noise in Multigate FETs.....	181
6.7.1	Noise in Tri-Gate FinFET.....	182
6.8	Noise in Silicon Nanowire Transistors (SNWTs).....	187
6.9	Noise in Heterojunction Bipolar Transistors.....	191
6.9.1	Low-Frequency Noise Measurement of SiGe:C HBT	192
6.10	Summary.....	200
	Review Questions	201
	References	202

7. Technology CAD of Strain-Engineered MOSFETs	205
7.1 TCAD Calibration	206
7.2 Simulation of Strain-Engineered MOSFETs.....	208
7.2.1 Strain-Engineered p-MOSFETs.....	210
7.2.2 Strain-Engineered n-MOSFETs.....	212
7.3 DC Performance	215
7.4 AC Performance	220
7.5 Hybrid Orientation Technology for Strain-Engineered MOSFETs	220
7.6 Simulation of Embedded SiGe MOSFETs.....	224
7.7 Summary	226
Review Questions	226
References	227
8. Reliability and Degradation of Strain-Engineered MOSFETs	229
8.1 NBTI in Strain-Engineered p-MOSFETs.....	231
8.1.1 Quasi-2D Coulomb Mobility Model.....	232
8.2 Simulation of NBTI in p-MOSFETs	235
8.3 HCI in Strain-Engineered n-MOSFETs	237
8.3.1 Degradation Mechanisms	237
8.4 Simulation of HCI in n-MOSFETs.....	238
8.5 Reliability Issues in FinFETs	242
8.6 Summary	246
Review Questions	247
References	247
9. Process Compact Modelling of Strain-Engineered MOSFETs	249
9.1 Process Variation.....	250
9.2 Predictive Technology Modelling	251
9.2.1 PTM for FinFET.....	259
9.3 Process-Aware Design for Manufacturing.....	259
9.4 Process Compact Model.....	261
9.4.1 PCM Analysis.....	264
9.5 Process-Aware SPICE Parameter Extraction	265
9.5.1 Circuit Modelling.....	268
9.6 Summary.....	269
Review Questions	270
References	271
10. Process-Aware Design of Strain-Engineered MOSFETs	273
10.1 Process Design Co-Optimisation	274
10.2 Classifications of Variation	275
10.3 Designs for Manufacturing and Yield Optimisation	277
10.3.1 Process Optimisation	278
10.3.2 Process Parameterisation.....	278

10.3.3 Smoothness and Sensitivity Analysis.....	279
10.3.4 Visual Optimisation	280
10.4 Performance Optimisation	281
10.5 Manufacturability Optimisation	282
10.6 Summary.....	285
Review Questions	285
References	286
11. Conclusions.....	287
Index.....	289