


IEEE

MAY/JUNE 2016

Design&Test



Robust 3-D Stacked ICs

Robust 3-D Stacked ICs

- The 3-D Interconnect Technology Landscape
- Experimental Insights into Thermal Dissipation in TSV-Based 3-D Integrated Circuits
 - Reliability Challenges Related to TSV Integration and 3-D Stacking
 - Innovative Failure Analysis Techniques for 3-D Packaging Developments



Contents

May/June 2016
Volume 33 Number 3

Copublished by the IEEE Council
on Electronic Design Automation,
the IEEE Circuits and Systems
Society, the IEEE Solid-State
Circuits Society, and the Test
Technology Technical Council

Special Section

6 Guest Editors' Introduction: Robust

3-D Stacked ICs

Saqib Khursheed, Pascal Vivet,
Fabian Hopsch, and Erik Jan Marinissen

8 The 3-D Interconnect Technology Landscape

Eric Beyne

21 Experimental Insights Into Thermal Dissipation in TSV-Based 3-D Integrated Circuits

Perceval Coudrain,
Papa Momar Souare, Rafael Prieto,
Vincent Fiori, Alexis Farcy,
Laurent Le Pailleur,
Jean-Philippe Colonna,
Cristiano Santos, Pascal Vivet,
Haykel Ben-Jamaa, Denis Dutoit,
François de Crécy, Sylvain Dumas,
Christian Chancel, Didier Lattard,
and Séverine Chéramy

37 Reliability Challenges Related to TSV Integration and 3-D Stacking

Kristof Croes, Joke De Messemaeker,
Yunlong Li, Wei Guo,
Olalla Varela Pedreira,
Vladimir Cherman, Michele Stucchi,
Ingrid De Wolf, and Eric Beyne

46 Innovative Failure Analysis Techniques for 3-D Packaging Developments

Frank Altmann and Matthias Petzold

General Interest

56

Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components

Kaushik Roy, Byunghoo Jung,
Dimitrios Peroulis,
and Anand Raghunathan

66


Designing a Cyber-Physical System for Fall Prevention by Cortico-Muscular Coupling Detection

Daniela De Venuto, Valerio F. Annese,
Michele Ruta, Eugenio Di Sciascio,
and Alberto L. Sangiovanni Vincentelli

77

Real-Time Fault Detection and Diagnosis System for Analog and Mixed-Signal Circuits of Acousto-Magnetic EAS Devices

Qiwu Luo, Yigang He, and Yichuang Sun



Cover design by Alexander Torres

DEPARTMENTS

- | | |
|--|---|
| <p>4 From the EIC
"Robustness for 3-D Circuits—Industrial Perspectives"
<i>Jörg Henkel</i></p> <p>91 Tutorials
"Toward Silicon-Based Cognitive Neuromorphic ICs—A Survey"
<i>Georgios Volanis, Angelos Antonopoulos, Yiorgos Makris, and Alkis A. Hatzopoulos</i></p> <p>103 "PUFs as Promising Tools for Security in Internet of Things"
<i>Debdeep Mukhopadhyay</i></p> <p>116 Perspectives
"High-Level Synthesis: Status, Trends, and Future Directions"
<i>Andres Takach</i></p> <p>125 Interview
"Accellera's DVCon Conferences Focus on the Community of Practicing Engineers"
<i>Gabe Moretti</i></p> <p>133 Conference Reports
"2016 ASP-DAC"
<i>Hidetoshi Onodera</i></p> <p>135 Call for Special Issue Contributions
Special Issue on "Critical and Enabling Techniques for Emerging Memories"</p> <p>136 Special Issue on "Emerging Challenges and Solutions in SoC Verification"</p> | <p>137 CEDA Currents</p> <p>140 TTTC Newsletter</p> <p>142 In Memoriam
Steven P. Levitan (1950–2016)
<i>Mary Jane Irwin and Soha Hassoun</i></p> <p>144 The Last Byte
"And He Built a Crooked Chip"
<i>Scott Davidson</i></p> |
|--|---|



IEEE
Design&Test