

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



FEBRUARY 2016

VOLUME 51

NUMBER 2

IJSCBC

(ISSN 0018-9200)

REGULAR PAPERS

An Ultra-Wideband IF Millimeter-Wave Receiver With a 20 GHz Channel Bandwidth Using Gain-Equalized Transformers	<i>V. Bhagavatula, T. Zhang, A. R. Suvarna, and J. C. Rudell</i>	323
A High IIP2 SAW-Less Superheterodyne Receiver With Multistage Harmonic Rejection	<i>I. Madadi, M. Tohidian, K. Cornelissens, P. Vandenameele, and R. B. Staszewski</i>	332
Mitigation of Oscillator Pulling in SoCs	<i>G. Li Puma and C. Carbonne</i>	348
A 2.02–5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS	<i>Y.-J. Chen, K.-H. Chang, and C.-C. Hsieh</i>	357
A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC	<i>C.-H. Chan, Y. Zhu, S.-W. Sin, S.-P. (Ben) U, and R. P. Martins</i>	365
A Compact First-Order $\Sigma\Delta$ Modulator for Analog High-Volume Testing of Complex System-on-Chips in a 14 nm Tri-Gate Digital CMOS Process	<i>T. Oshita, J. Shor, D. E. Duarte, A. Kornfeld, G. L. Geannopoulos, J. Douglas, and N. Kurd</i>	378
A 2 GHz Synthesized Fractional-N ADPLL With Dual-Referenced Interpolating TDC	<i>S. Kim, S. Hong, K. Chang, H. Ju, J. Shin, B. Kim, H.-J. Park, and J.-Y. Sim</i>	391
A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells	<i>M. Kim, S. Choi, T. Seong, and J. Choi</i>	401
A 6.7 MHz to 1.24 GHz 0.0318 mm ² Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS	<i>M.-H. Hsieh, L.-H. Chen, S.-I. Liu, and C. C.-P. Chen</i>	412
A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition	<i>G. Shu, W.-S. Choi, S. Saxena, M. Talegaonkar, T. Anand, A. Elkholy, A. Elshazly, and P. K. Hanumolu</i>	428
A 10 Gb/s Inductorless AGC Amplifier With 40 dB Linear Variable Gain Control in 0.13 μ m CMOS	<i>S. Ray and M. M. Hella</i>	440
Oscillator-Based Reactance Sensors With Injection Locking for High-Throughput Flow Cytometry Using Microwave Dielectric Spectroscopy	<i>J.-C. Chien and A. M. Niknejad</i>	457
A 4.7 T/11.1 T NMR Compliant 50 nW Wirelessly Programmable Implant for Bioartificial Pancreas <i>In Vivo</i> Monitoring	<i>W. J. Turner and R. Bashirullah</i>	473
Time-Divided Spread-Spectrum Code-Based 400 fW-Detectable Multichannel fNIRS IC for Portable Functional Brain Imaging	<i>J.-K. Choi, J.-M. Kim, G. Hwang, J. Yang, M.-G. Choi, and H.-M. Bae</i>	484
Variation-Tolerant Quick-Start-Up CMOS Crystal Oscillator With Chirp Injection and Negative Resistance Booster ...	<i>S. Iguchi, H. Fuketa, T. Sakurai, and M. Takamiya</i>	496

(Contents Continued on Back Cover)

A 5.58 nW Crystal Oscillator Using Pulsed Driver for Real-Time Clocks	<i>D. Yoon, T. Jang, D. Sylvester, and D. Blaauw</i>	509
A 50 nW-to-10 mW Output Power Tri-Mode Digital Buck Converter With Self-Tracking Zero Current Detection for Photovoltaic Energy Harvesting	<i>P.-H. Chen, C.-S. Wu, and K.-C. Lin</i>	523
An Efficiency-Enhanced Hybrid Supply Modulator With Single-Capacitor Current-Integration Control	<i>M. Tan and W.-H. Ki</i>	533
A Successive-Approximation Switched-Capacitor DC–DC Converter With Resolution of $V_{IN}/2^N$ for a Wide Range of Input and Output Voltages	<i>S. Bang, D. Blaauw, and D. Sylvester</i>	543
A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation	<i>M. E. Sinangil, J. W. Poulton, M. R. Fojtik, T. H. Greer III, S. G. Tell, A. J. Gotterba, J. Wang, J. Golbus, B. Zimmer, W. J. Dally, and C. T. Gray</i>	557
