

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



APRIL 2016

VOLUME 51

NUMBER 4

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 2015 SYMPOSIUM ON VLSI CIRCUITS

Introduction to the Special Issue on the 2015 Symposium on VLSI Circuits *M. Motomura and A. Cathelin* 787

SPECIAL ISSUE PAPERS

Ultra Low-Energy Relaxation Oscillator With 230 fJ/cycle Efficiency	789
..... <i>P. M. Nadeau, A. Paidimarri, and A. P. Chandrakasan</i>	
A ± 5 A Integrated Current-Sensing System With $\pm 0.3\%$ Gain Error and 16 μ A Offset From -55°C to $+85^\circ\text{C}$	800
..... <i>S. H. Shalmany, D. Draxelmayr, and K. A. A. Makinwa</i>	
A High Data-Rate Energy-Efficient Triple-Channel UWB-Based Cognitive Radio	809
..... <i>N.-S. Kim and J. M. Rabaey</i>	
A Bang–Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques	821
..... <i>T.-K. Kuan and S.-I. Liu</i>	
A 1.3 mW 48 MHz 4 Channel MIMO Baseband Receiver With 65 dB Harmonic Rejection and 48.5 dB Spatial Signal Separation	832
..... <i>C. Kim, S. Joshi, C. M. Thomas, S. Ha, L. E. Larson, and G. Cauwenberghs</i>	
A 2.7 mW/Channel 48–1000 MHz Direct Sampling Full-Band Cable Receiver	
..... <i>J. Wu, G. Cusmai, A. W.-T. Chou, T. Wang, B. Shen, V. Periasamy, M.-H. Hsieh, C.-Y. Chen, L. He, L. K. Tan, A. Padyana, V. C.-H. Yang, G. Unruh, J. K. L. Wong, B. J.-J. Hung, M. Brandolini, M. S.-T. Lin, X. Chen, Y. Ding, Y.-J. Ko, Y. J. Shin, A. H. T. Hung, B. Chen, C. Dang, D. Lakshminarasimhan, H. Liu, J. Lin, K. Lai, L. Wassermann, A. Shrivastava, C.-M. Hsiao, C.-S. Huang, J. Chen, L. Krishnan, N.-Y. Wang, P.-E. Su, T. Li, W.-T. Shih, Y.-C. Yang, P. Cangiane, R. Perlow, W. Ngai, H. H.-S. Huang, J. Y. C. Chang, X. Jiang, A. Venes, and R. Gomez</i>	845
A 10/20/30/40 MHz Feedforward FIR DAC Continuous-Time $\Delta\Sigma$ ADC With Robust Blocker Performance for Radio Receivers	860
..... <i>S. Loeda, J. Harrison, F. Pourchet, and A. Adams</i>	
Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology	871
..... <i>J. Han, Y. Lu, N. Sutardja, K. Jung, and E. Alon</i>	
A 3.8 mW/Gbps Quad-Channel 8.5–13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS	881
..... <i>N. Kocaman, T. Ali, L. P. Rao, U. Singh, M. Abdul-Latif, Y. Liu, A. A. Hafez, H. Park, A. Vasani, Z. Huang, A. Iyer, B. Zhang, and A. Momtaz</i>	
A 45 nm CMOS-SOI Monolithic Photonics Platform With Bit-Statistics-Based Resonant Microring Thermal Tuning	893
..... <i>C. Sun, M. Wade, M. Georgas, S. Lin, L. Alloatti, B. Moss, R. Kumar, A. H. Atabaki, F. Pavanello, J. M. Shainline, J. S. Orcutt, R. J. Ram, M. Popović, and V. Stojanović</i>	
A 3–10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC	908
..... <i>S. Patil, A. Ratiu, D. Morche, and Y. Tsvividis</i>	

(Contents Continued on Back Cover)



A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering	919
. <i>S. Bang, J.-S. Seo, L. Chang, D. Blaauw, and D. Sylvester</i>	
A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC–DC Converters in 28 nm FDSOI . . .	930
. . . <i>B. Zimmer, Y. Lee, A. Puggelli, J. Kwak, R. Jevtić, B. Keller, S. Bailey, M. Blagojević, P.-F. Chiu, H.-P. Le, P.-H. Chen, N. Sutardja, R. Avizienis, A. Waterman, B. Richards, P. Flatresse, E. Alon, K. Asanović, and B. Nikolić</i>	
A 10 nW–1 μ W Power Management IC With Integrated Battery Management and Self-Startup for Energy Harvesting Applications	943
. <i>D. El-Damak and A. P. Chandrakasan</i>	
A Bidirectional Neural Interface Circuit With Active Stimulation Artifact Cancellation and Cross-Channel Common-Mode Noise Suppression	955
. <i>A. E. Mendrela, J. Cho, J. A. Fredenburg, V. Nagaraj, T. I. Netoff, M. P. Flynn, and E. Yoon</i>	
A Hybrid AMOLED Driver IC for Real-Time TFT Nonuniformity Compensation	966
. <i>J.-S. Bang, H.-S. Kim, K.-D. Kim, O.-J. Kwon, C.-S. Shin, J. Lee, and G.-H. Cho</i>	
Large-Area Microphone Array for Audio Source Separation Based on a Hybrid Architecture Exploiting Thin-Film Electronics and CMOS	979
. <i>J. Sanz-Robinson, L. Huang, T. Moy, W. Rieutort-Louis, Y. Hu, S. Wagner, J. C. Sturm, and N. Verma</i>	
A 4×9 Gb/s 1 pJ/b Hybrid NRZ/Multi-Tone I/O With Crosstalk and ISI Reduction for Dense Interconnects	992
. <i>K. Gharibdoust, A. Tajalli, and Y. Leblebici</i>	
A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS	1003
. <i>S. H. Kulkarni, Z. Chen, B. Srinivasan, B. Pedersen, U. Bhattacharya, and K. Zhang</i>	
A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory	1009
. <i>S. Jeloka, N. B. Akesh, D. Sylvester, and D. Blaauw</i>	
An All-Digital Edge Racing True Random Number Generator Robust Against PVT Variations	1022
. <i>K. Yang, D. Blaauw, and D. Sylvester</i>	
A 0.5° Error 10 mW CMOS Image Sensor-Based Gaze Estimation Processor	1032
. <i>K. Bong, I. Hong, G. Kim, and H.-J. Yoo</i>	
An Inductively Powered Wireless Solid-State Drive System With Merged Error Correction of High-Speed Wireless Data Links and NAND Flash Memories	1041
. <i>A. Kosuge, J. Hashiba, T. Kawajiri, S. Hasegawa, T. Shidei, H. Ishikuro, T. Kuroda, and K. Takeuchi</i>	
High-level Video Analytics PC Subsystem Using SoC With Heterogeneous Multicore Architecture	1051
. <i>Y. Sasagawa and A. Mori</i>	
