

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JUNE 2016

VOLUME 51

NUMBER 6

IJSCBC

(ISSN 0018-9200)

New Associate Editor .....	<i>M. P. Flynn</i>	1330
REGULAR PAPERS		
A +10 dBm BLE Transmitter With Sub-400 pW Leakage for Ultra-Low Duty Cycles .....	<i>A. Paidimarri, N. Ickes, and A. P. Chandrakasan</i>	1331
A Digitally Controlled Injection-Locked Oscillator With Fine Frequency Resolution .....	<i>I. Bashir, R. B. Staszewski, and P. T. Balsara</i>	1347
A Fractional-N Counter-Assisted DPLL With Parallel Sampling ILFD .....	<i>S. Liu and Y. Zheng</i>	1361
A Wideband RF Mixing-DAC Achieving IMD < -82 dBc Up to 1.9 GHz .....	<i>E. Bechthum, G. I. Radulov, J. Briaire, G. J. G. M. Geelen, and A. H. M. van Roermund</i>	1374
A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture .....	<i>T. Siriburanon, S. Kondo, K. Kimura, T. Ueno, S. Kawashima, T. Kaneko, W. Deng, M. Miyahara, K. Okada, and A. Matsuzawa</i>	1385
A 4 Bit Continuous-Time $\Sigma\Delta$ Modulator With Fully Digital Quantization Noise Reduction Algorithm Employing a 7 Bit Quantizer .....	<i>C. Briseno-Vidrios, A. Edward, N. Rashidi, and J. Silva-Martinez</i>	1398
A SAR ADC With a MOSCAP-DAC .....	<i>T. Rabuske and J. Fernandes</i>	1410
A Reference-Free Capacitive-Discharging Oscillator Architecture Consuming 44.4 pW/75.6 nW at 2.8 Hz/6.4 kHz .....	<i>H. Wang and P. P. Mercier</i>	1423
A 2.4 mA Quiescent Current, 1 W Output Power Class-D Audio Amplifier With Feed-Forward PWM-Intermodulated-Distortion Reduction .....	<i>T.-H. Kuo, S.-H. Chien, J.-J. Huang, Y.-W. Chen, and Y.-A. Lee</i>	1436
A 6 Gb/s 6 pJ/b 5 mm-Distance Non-Contact Interface for Modular Smartphones Using Two-Fold Transmission Line Coupler and High EMC Tolerant Pulse Transceiver .....	<i>A. Kosuge, J. Kadomoto, and T. Kuroda</i>	1446
An Autonomous Energy Harvesting Power Management Unit With Digital Regulation for IoT Applications .....	<i>S. Carreon-Bautista, L. Huang, and E. Sanchez-Sinencio</i>	1457
A 10 V Fully-Integrated Switched-Mode Step-up Piezo Drive Stage in 0.13 $\mu\text{m}$ CMOS Using Nested-Bootstrapped Switch Cells ....	<i>C. M. Dougherty, L. Xue, J. Pulskamp, S. Bedair, R. Polcawich, B. Morgan, and R. Bashirullah</i>	1475
0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization .....	<i>A. T. Do, Z. C. Lee, B. Wang, I.-J. Chang, X. Liu, and T. T.-H. Kim</i>	1487
COMMENTS AND CORRECTIONS		
Correction to "An Energy-Efficient ECG Processor in 45-nm CMOS Using Statistical Error Compensation" .....	<i>R. A. Abdallah and N. R. Shanbhag</i>	1499
PATENT ABSTRACTS .....		1500