

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



AUGUST 2016

VOLUME 51

NUMBER 8

IJSCBC

(ISSN 0018-9200)

SPECIAL SECTION ON THE 2015 CUSTOM INTEGRATED CIRCUITS CONFERENCE

| | | |
|---|----------------------------------|------|
| Message From the Outgoing Editor-in-Chief | <i>M. P. Flynn</i> | 1731 |
| Message From the Incoming Editor-in-Chief | <i>J. Craninckx</i> | 1732 |
| Introduction to the Special Section on the 2015 Custom Integrated Circuits Conference | <i>P. Chiang and V. S. Sathe</i> | 1733 |

SPECIAL SECTION PAPERS

| | | |
|---|---|------|
| A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b VCSEL Transmitter in 32 nm SOI CMOS | <i>M. Raj, M. Monge, and A. Emami</i> | 1734 |
| A 1.8 pJ/bit 16 × 16 Gb/s Source-Synchronous Parallel Interface in 32 nm SOI CMOS With Receiver Redundancy for Link Recalibration | <i>T. O. Dickson, Y. Liu, A. Agrawal, J. F. Bulzacchelli, H. A. Ainspan, Z. Toprak-Deniz, B. D. Parker, M. P. Beakes, M. Meghelli, and D. J. Friedman</i> | 1744 |
| A Highly Linear Dual-Band Mixed-Mode Polar Power Amplifier in CMOS With An Ultra-Compact Output Network | <i>J. S. Park, S. Hu, Y. Wang, and H. Wang</i> | 1756 |
| A 2.0–5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider | <i>A. Elkholy, S. Saxena, R. K. Nandwana, A. Elshazly, and P. K. Hanumolu</i> | 1771 |
| A Skew-Free 10 GS/s 6 bit CMOS ADC With Compact Time-Domain Signal Folding and Inherent DEM | <i>S. Zhu, B. Xu, B. Wu, K. Soppimath, and Y. Chiu</i> | 1785 |
| A Near-Optimum 13.56 MHz CMOS Active Rectifier With Circuit-Delay Real-Time Calibrations for High-Curent Biomedical Implants | <i>C. Huang, T. Kawajiri, and H. Ishikuro</i> | 1797 |
| A Wide-Input-Range Efficiency-Enhanced Synchronous Integrated LED Driver With Adaptive Resonant Timing Control | <i>Z. Liu and H. Lee</i> | 1810 |

REGULAR PAPERS

| | | |
|--|--|------|
| A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC | <i>W. Kim, H.-K. Hong, Y.-J. Roh, H.-W. Kang, S.-I. Hwang, D.-S. Jo, D.-J. Chang, M.-J. Seo, and S.-T. Ryu</i> | 1826 |
| A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator | <i>T. Kim, C. Han, and N. Maghari</i> | 1840 |
| Design and Analysis of Chopper Stabilized Injection-Locked Oscillator Sensors Employing Near-Field Modulation | <i>J.-C. Chien and A. M. Niknejad</i> | 1851 |
| An RC Oscillator With Comparator Offset Cancellation | <i>A. Paidimarri, D. Griffith, A. Wang, G. Burra, and A. P. Chandrakasan</i> | 1866 |
| A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector | <i>S. Choi, S. Yoo, Y. Lim, and J. Choi</i> | 1878 |

(Contents Continued on Back Cover)



| | |
|--|------|
| A Single-Ended Parallel Transceiver With Four-Bit Four-Wire Four-Level Balanced Coding for the Point-to-Point DRAM Interface | 1890 |
| S.-M. Lee, J.-H. Lim, I.-M. Yi, Y.-J. Jang, H.-K. Jung, K. Kim, D. Kwon, B. Kim, J.-Y. Sim, and H.-J. Park | |
| A Coefficient-Error-Robust Feed-Forward Equalizing Transmitter for Eye-Variation and Power Improvement | 1902 |
| S. Han, S. Lee, M. Choi, J.-Y. Sim, H.-J. Park, and B. Kim | |
| An Interface ASIC for MEMS Vibratory Gyroscopes With a Power of 1.6 mW, 92 dB DR and $0.007^\circ/\text{s}/\sqrt{\text{Hz}}$ Noise Floor Over a 40 Hz Band | 1915 |
| S. Rombach, M. Marx, S. Nessler, D. De Dorigo, M. Maurer, and Y. Manoli | |
| A Dual-Output Thermoelectric Energy Harvesting Interface With 86.6% Peak Efficiency at 30 μW and Total Control Power of 160 nW | 1928 |
| J. Katic, S. Rodriguez, and A. Rusu | |
| Reset-Check-Reverse-Flag Scheme on NRAM With 50% Bit Error Rate or 35% Parity Overhead and 16% Decoding Latency Reductions for Read-Intensive Storage Class Memory | 1938 |
| S. Ning, T. O. Iwasaki, S. Tanakamaru, D. Viviani, H. Huang, M. Manning, T. Rueckes, and K. Takeuchi | |

SHORT REGULAR PAPER

| | |
|--|------|
| A Multi-Gigabit CPFSK Polymer Microwave Fiber Communication Link in 40 nm CMOS | 1952 |
| N. Van Thienen, W. Volkaerts, and P. Reynaert | |
