

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

JANUARY 2016

VOLUME 63

NUMBER 1

ITCSCH

(ISSN 1549-8328)

REGULAR PAPERS

Analog and Mixed Mode Circuits and Systems

Phase Noise Reduction and Optimal Operating Conditions for a Pair of Synchronized Oscillators	<i>O. Shoshani and S. W. Shaw</i>	1
High-Efficiency Class-E Power Amplifier With Shunt Capacitance and Shunt Filter.	<i>A. Grebennikov</i>	12
Error Control and Limit Cycle Elimination in Event-Driven Piecewise Linear Analog Functional Models	<i>B. C. Lim and M. Horowitz</i>	23
Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs.	<i>H. Mafi, M. Yavari, and H. Shamsi</i>	34
High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops	<i>S.-W. Hong and G.-H. Cho</i>	46

Digital Circuits and Systems and VLSI

High-Speed Polynomial Basis Multipliers over GF(2 ^m) for Special Pentanomials	<i>J. L. Imaña</i>	58
A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic with 70% Energy Saving	<i>C.-Y. Lee, P.-H. Hsieh, and C.-H. Yang</i>	70
General Characterization method and a Fast Load-Charge-Preserving Switching Procedure for the Stepwise Adiabatic Circuits	<i>A. Khorami and M. Sharifkhani</i>	80
Exploiting Serial Access and Asymmetric Read/Write of Domain Wall Memory for Area and Energy-Efficient Digital Signal Processor Design.	<i>J. Chung, K. Ramclam, J. Park, and S. Ghosh</i>	91

Signal Processing

Minimization of Weighted Pole and Zero Sensitivity for State-Space Digital Filters	<i>T. Hinamoto, A. Doi, and W.-S. Lu</i>	103
--	--	-----

Control Theory and Systems

On Existence and Stability of Equilibria of Linear Time-Invariant Systems with Constant Power Loads.	<i>N. Barabanov, R. Ortega, R. Griño, and B. Polyak</i>	114
--	---	-----

Circuits and Systems for Communications

A 40mV-Differential-Channel-Swing Transceiver using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer with a CML driver at 9Gb/s.	<i>I.-M. Yi, S.-M. Lee, S.-J. Bae, Y.-S. Sohn, J.-H. Choi, S.-J. Jang, B. Kim, J.-Y. Sim, and H.-J. Park</i>	122
--	--	-----

(Contents Continued on Back Cover)



(Contents Continued from Front Cover)

A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes	134
..... <i>Q. Lu, J. Fan, C.-W. Sham, W. M. Tam, and F. C. M. Lau</i>	
System Design and Performance Analysis of Orthogonal Multi-level Differential Chaos Shift Keying Modulation Scheme	146
..... <i>H. Yang, W. K. S. Tang, G. Chen, and G.-P. Jiang</i>	
CMOS Power Amplifier Integrated Circuit With Dual-Mode Supply Modulator for Mobile Terminals	157
..... <i>J. Ham, J. Bae, H. Kim, M. Seo, H. Lee, K. C. Hwang, K.-Y. Lee, C. Park, D. Heo, and Y. Yang</i>	
Information for Authors	168
