

# IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

## I: REGULAR PAPERS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

NOVEMBER 2016

VOLUME 63

NUMBER 11

ITCSCH

(ISSN 1549-8328)

---

### REGULAR PAPERS

<i>Analog and Mixed Mode Circuits and Systems</i>	
Out-of-Band Immunity to Interference of Single-Ended Baseband Amplifiers Through $IM_2$ Cancellation . . . . .	1785
E. Totev, C. Huang, L. C. N. de Vreede, J. R. Long, W. A. Serdijn, and C. Verhoeven	
Synthesis of High Gain Operational Transconductance Amplifiers for Closed-Loop Operation Using a Generalized Controller-Based Compensation Method . . . . .	1794
M. Yang and G. W. Roberts	
0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier . . . . .	1807
E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal	
A 12.77-MHz 31 ppm/ $^{\circ}$ C On-Chip RC Relaxation Oscillator With Digital Compensation Technique . . . . .	1816
J. Wang, W. L. Goh, X. Liu, and J. Zhou	
Spatio-Temporal Bias-Tunable Readout Circuit for On-Chip Intelligent Image Processing . . . . .	1825
G. R. C. Fiorante, J. Ghasemi, P. Zarkesh-Ha, and S. Krishna	
A Thin-Film, Large-Area Sensing and Compression System for Image Detection . . . . .	1833
T. Moy, W. Rieutort-Louis, S. Wagner, J. C. Sturm, and N. Verma	
A 5 GHz Fractional- $N$ ADC-Based Digital Phase-Locked Loops With $-243.8$ dB FOM . . . . .	1845
W.-S. Chang and T.-C. Lee	
A Cryogenic 1 GSa/s, Soft-Core FPGA ADC for Quantum Computing Applications . . . . .	1854
H. Homulle, S. Visser, and E. Charbon	
A 300- $\mu$ W Audio $\Delta\Sigma$ Modulator With 100.5-dB DR Using Dynamic Bias Inverter . . . . .	1866
S. Lee, W. Jo, S. Song, and Y. Chae	
A Fully-Digital BIST Wrapper Based on Ternary Test Stimuli for the Dynamic Test of a 40 nm CMOS 18-bit Stereo Audio $\Sigma\Delta$ ADC . . . . .	1876
M. J. Barragan, R. Alhakim, H.-G. Stratigopoulos, M. Dubois, S. Mir, H. Le Gall, N. Bhargava, and A. Bal	
A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs . . . . .	1889
Y. Park, J. Kim, and C. Kim	
Analysis of Metastability Errors in Conventional, LSB-First, and Asynchronous SAR ADCs . . . . .	1898
A. Waters, J. Muhlestein, and U.-K. Moon	
<i>Digital Circuits and Systems and VLSI</i>	
A 9-T 833-MHz 1.72-fJ/Bit/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications . . . . .	1910
S. Mishra, T. V. Mahendra, and A. Dandapat	
Opportunistic Refreshing Algorithm for eDRAM Memories . . . . .	1921
A. Kazimirsky and S. Wimer	

---

(Contents Continued on Back Cover)



Combined SEU and SEFI Protection for Memories Using Orthogonal Latin Square Codes . . . . .	A. Sánchez-Macián, P. Reviriego, and J. A. Maestro	1933
High-Throughput Low-Complexity Unified Multipliers Over $GF(2^m)$ in Dual and Triangular Bases . . . . .	R. Salarifard, S. Bayat-Sarmadi, and M. Farmani	1944
An Energy-Efficient Multiplier With Fully Overlapped Partial Products Reduction and Final Addition . . . . .	W. Yan, M. D. Ercegovac, and H. Chen	1954
<i>Nonlinear Circuits and Systems</i>		
Analysis and Design of Boolean Associative Memories Made of Resonant Oscillator Arrays . . . . .	P. Maffezzoni, B. Bahr, Z. Zhang, and L. Daniel	1964
Ultra-Low-Energy Mixed-Signal IC Implementing Encoded Neural Networks . . . . .	B. Larras, C. Lahuec, F. Seguin, and M. Arzel	1974
A CORDIC Based Digital Hardware For Adaptive Exponential Integrate and Fire Neuron . . . . .	M. Heidarpour, A. Ahmadi, and R. Rashidzadeh	1986
Memristor Circuits: Flux—Charge Analysis Method . . . . .	F. Corinto and M. Forti	1997
An Encryption Scheme Based on Synchronization of Two-Layered Complex Dynamical Networks . . . . .	H. Liu, H. Wan, C. K. Tse, and J. Lu	2010
<i>Computer Aided Design and Electronic Design Automation</i>		
One-Shot Non-Intrusive Calibration Against Process Variations for Analog/RF Circuits . . . . .	M. Andraud, H.-G. Stratigopoulos, and E. Simeu	2022
<i>Control Theory and Systems</i>		
Reverse Group Consensus of Multi-Agent Systems in the Cooperation-Competition Network . . . . .	H. Hu, W. Yu, G. Wen, Q. Xuan, and J. Cao	2036
Hysteresis Switching Control of the Ćuk Converter . . . . .	A. Lekić and D. M. Stipanović	2048
<i>Circuits and Systems for Communications</i>		
An Intra-Iterative Interference Cancellation Detector for Large-Scale MIMO Communications Based on Convex Optimization . . . . .	J. Chen, Z. Zhang, H. Lu, J. Hu, and G. E. Sobelman	2062
<i>Power Systems and Electronic Circuits</i>		
Inductive Power Transfer Uplink Using Rectifier Second-Order Nonlinearity . . . . .	N.-C. Kuo, B. Zhao, and A. M. Niknejad	2073
Stability and Sensitivity Analysis of Uniformly Sampled DC-DC Converter With Circuit Parasitics . . . . .	M. Kumar and R. Gupta	2086
A Unified Framework for Analysis and Design of a Digitally Current-Mode Controlled Buck Converter . . . . .	A. K. Singha and S. Kapat	2098
Information for Authors . . . . .		2108

---