

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

DECEMBER 2016

VOLUME 63

NUMBER 12

ITCSCH

(ISSN 1549-8328)

SPECIAL ISSUE ON THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2016)

GUEST EDITORIAL

Special Issue on the 2016 IEEE International Symposium on Circuits and Systems (ISCAS 2016)	
..... A. Mazzanti, C. Studer, F. Neri, Josep M. Olm, and Y. Sun	2109

SPECIAL ISSUE PAPERS

<i>Analog and Mixed Mode Circuits and Systems</i>	
Property of Rational Functions Related to Band-Pass Transformation With Application to Symmetric Filters Design	I. M. Filanovsky 2112
Memristive Biosensors Integration With Microfluidic Platform	
..... A. Vallero, I. Tzouvadaki, F. Puppo, M.-A. Doucey, J.-F. Delaloye, G. De Micheli, and S. Carrara	2120
Opportunities and Challenges of Tunnel FETs	R. Pandey, S. Mookerjee, and S. Datta 2128
Modeling Valance Change Memristor Device: Oxide Thickness, Material Type, and Temperature Effects	
..... H. Abunahla, B. Mohammad, D. Homouz, and C. J. Okelly	2139
A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC With Input-Range-Adaptive Switching	
..... P.-C. Lee, J.-Y. Lin, and C.-C. Hsieh	2149
CMOS-Photonics Codesign of an Integrated DAC-Less PAM-4 Silicon Photonic Transmitter	
..... H. Sepehrian, A. Yekani, L. A. Rusch, and W. Shi	2158
Decomposition of the Nodal Conductance Matrix of a Planar Resistive Grid and Derivation of Its Eigenvalues and Eigenvectors Using the Kronecker Product and Sum With Application to CNN Image Filters	V. Tavşanoğlu 2169
A CMOS Image Sensor-Based Stereo Matching Accelerator With Focal-Plane Sparse Rectification and Analog Census Transform	C. Kim, K. Bong, S. Choi, K. J. Lee, and H.-J. Yoo 2180
Learning in Silicon Beyond STDP: A Neuromorphic Implementation of Multi-Factor Synaptic Plasticity With Calcium-Based Dynamics	F. L. Maldonado Huayaney, S. Nease, and E. Chicca 2189
Device Modelling for Bendable Piezoelectric FET-Based Touch Sensing System	
..... S. Gupta, H. Heidari, A. Vilouras, L. Lorenzelli, and R. Dahiya	2200

(Contents Continued on Back Cover)



<i>Digital Circuits and Systems and VLSI</i>	
CNFET With Process Imperfection: Impact on Circuit-Level Yield and Device Optimization	2209
..... K. Sheikh, S.-J. Han, and L. Wei	
Analysis of Functional Oxide based Selectors for Cross-Point Memories	2222
..... A. Aziz, N. Jao, S. Datta, and S. K. Gupta	
Design and Analysis of High Performance Ballistic Nanodevice-Based Sequential Circuits Using Monte Carlo and Verilog AMS Simulations	2236
..... P. Marthi, N. Hossain, H. Wang, J.-F. Millithaler, M. Margala, I. Iñiguez-de-la-Torre, J. Mateos, and T. González	
A 101.4 GOPS/W Reconfigurable and Scalable Control-Centric Embedded Processor for Domain-Specific Applications	2245
..... Y. Huan, N. Ma, J. Mao, S. Blixt, Z. Lu, Z. Zou, and L.-R. Zheng	
<i>Signal Processing</i>	
A Unified Approach to the Design of Interpolated and Frequency-Response-Masking FIR Filters	2257
..... W.-S. Lu and T. Hinamoto	
<i>Nonlinear Circuits and Systems</i>	
A Vision for All-Spin Neural Networks: A Device to System Perspective	2267
..... A. Sengupta and K. Roy	
On Stability of a Class of Switched Nonlinear Systems Subject to Random Disturbances	2278
..... T. Jiao, W. X. Zheng, and S. Xu	
Scalable Networks-on-Chip Interconnected Architecture for Astrocyte-Neuron Networks	2290
..... J. Liu, J. Harkin, L. P. Maguire, L. J. McDaid, J. J. Wade, and G. Martin	
Rigorous Analysis of Chua's Circuit With a Smooth Nonlinearity	2304
..... Z. Galias	
<i>Computer Aided Design and Electronic Design Automation</i>	
Using Mixed-Signal Defect Simulation to Close the Loop Between Design and Test	2313
..... S. Sunter, K. Jurga, and A. Laidler	
Using CAD Tool for Substrate Parasitic Modeling in Smart Power Technology	2323
..... H. Zou, Y. Moursy, R. Iskander, A. Steinmair, H. Gensinger, E. Seebacher, J.-P. Chaput, and M.-M. Louërat	
<i>Circuits and Systems for Communications</i>	
Data Detection in Large Multi-Antenna Wireless Systems via Approximate Semidefinite Relaxation	2334
..... O. Castañeda, T. Goldstein, and C. Studer	
An 8X-Parallelism Memory Access Reordering Polyphase Network for 60 GHz FBMC-OQAM Baseband Receiver	2347
..... C.-Y. Liu, M.-S. Sie, E. W. J. Leong, Y.-C. Yao, H. Lopez, C.-W. Jen, W.-C. Liu, and S.-J. Jou	
High-Throughput Data Detection for Massive MU-MIMO-OFDM Using Coordinate Descent	2357
..... M. Wu, C. Dick, J. R. Cavallaro, and C. Studer	
A Fast Polar Code List Decoder Architecture Based on Sphere Decoding	2368
..... S. A. Hashemi, C. Condo, and W. J. Gross	
<i>Power Systems and Electronic Circuits</i>	
Generation of a Family of Very High DC Gain Power Electronics Circuits Based on Switched-Capacitor-Inductor Cells Starting from a Simple Graph	2381
..... M. Chen, K. Li, J. Hu, and A. Ioinovici	
