

# IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

## II: EXPRESS BRIEFS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

FEBRUARY 2016

VOLUME 63

NUMBER 2

ITCSFK

(ISSN 1549-7747)

---

<i>Analog and Mixed Mode Circuits and Systems</i>		
Dithering Loopback-Based Prediction Technique for Mixed-Signal Embedded System Specifications . . . . .	B. Kim	121
A 10-bit 40-MS/s Time-Domain Two-Step ADC With Short Calibration Time . . . . .	L.-J. Chen and S.-I. Liu	126
Filters With Decreased Passband Error. . . . .	P. Mitros	131
A CMOS Smart Temperature Sensor With Single-Point Calibration Method for Clinical Use . . . . .	C. Deng, Y. Sheng, S. Wang, W. Hu, S. Diao, and D. Qian	136
A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%–80% Input Duty Cycle for SDRAMs . . . . .	J.-H. Lim, J.-H. Bae, J. Jang, H.-K. Jung, H. Lee, Y. Kim, B. Kim, J.-Y. Sim, and H.-J. Park	141
A Distortion Cancelation Technique With the Recursive DFT Method for Successive Approximation Analog-to-Digital Converters . . . . .	Y.-H. Juan, H.-Y. Huang, S.-C. Lai, W.-H. Juang, S.-Y. Lee, and C.-H. Luo	146
Direct Mismatch Characterization of Femtofarad Capacitors . . . . .	H. Omran, R. T. ElAfandy, M. Arsalan, and K. N. Salama	151
A Nonlinearity-Compensated All-MOS Voltage-to-Current Converter . . . . .	M. Wan, W. Liao, K. Dai, and X. Zou	156
A Variation-Tolerant Subthreshold to Superthreshold Level Shifter for Heterogeneous Interfaces . . . . .	Y. Ho, S.-Y. Hsu, and C.-Y. Lee	161
<i>Digital Circuits and Systems and VLSI</i>		
Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication. . . . .	W. N. Flayyih, K. Samsudin, S. J. Hashim, Y. I. Ismail, and F. Z. Rokhani	166
A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits. . . . .	P. Reviriego, M. Demirci, A. Evans, and J. A. Maestro	171
Multiple Constant Multiplication Algorithm for High-Speed and Low-Power Design. . . . .	A. K. Oudjida, A. Liacha, M. Bakiri, and N. Chaillet	176
<i>Signal Processing</i>		
Design and FPGA Implementation of Reconfigurable Linear-Phase Digital Filter With Wide Cutoff Frequency Range and Narrow Transition Bandwidth. . . . .	S. Dhabu and A. P. Vinod	181
CORDIC II: A New Improved CORDIC Algorithm. . . . .	M. Garrido, P. Källström, M. Kumm, and O. Gustafsson	186
Relationship Between Smith Normal Form of Periodicity Matrices and Sampling of Two-Dimensional Discrete Frequency Distributions With Tiling Capability . . . . .	T. Hori	191
VLSI Design for Convulsive Blind Source Separation . . . . .	J.-C. Wang, C.-Y. Wang, T.-C. Tai, M. Shih, S.-C. Huang, Y.-C. Chen, Y.-Y. Lin, and L.-X. Lian	196

(Contents Continued on Back Cover)



<i>Control Theory and Systems</i>		
Fault-Tolerant Control of a Class of Switched Nonlinear Systems With Structural Uncertainties . . . . .	J. Fu, T. Chai, Y. Jin, and C.-Y. Su	201
Synchronizability of Duplex Networks . . . . .	Y. Li, X. Wu, J. Lu, and J. Lü	206
<i>Circuits and Systems for Communications</i>		
Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression . . . . .	Y. Lee, M. Li, and L. Van der Perre	211
A Novel Structure for Rayleigh Channel Generation With Consideration of the Implementation in FPGA . . . . .	P. Huang	216
<i>Power Systems and Electronic Circuits</i>		
Synchronization Phenomena in Interconnected Power Electronic Systems . . . . .	K. Mandal and S. Banerjee	221

---