

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: EXPRESS BRIEFS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

JULY 2016

VOLUME 63

NUMBER 7

ITCSFK

(ISSN 1549-7747)

<i>Analog and Mixed Mode Circuits and Systems</i>			
A Resistorless Low-Power Voltage Reference	Z.-K. Zhou, Y. Shi, C. Gou, X. Wang, G. Wu, J.-F. Feng, Z. Wang, and B. Zhang	613	
A Multilevel Class-D CMOS Power Amplifier for an Out-Phasing Transmitter With a Nonisolated Power Combiner	J. Hur, H. Kim, O. Lee, K.-W. Kim, F. Bien, K. Lim, C.-H. Lee, and J. Laskar	618	
A 54- μ W Inverter-Based Low-Noise Single-Ended to Differential VGA for Second Harmonic Ultrasound Probes in 65-nm CMOS	P. Wang and T. Ytterdal	623	
Thermal-Noise-Canceling Switched-Capacitor Circuit	B. D. Sahoo and A. Inamdar	628	
A Digital PLL Using Oversampling Delta-Sigma TDC	C.-L. Wei and S.-I. Liu	633	
A 151-nW Adaptive Delta-Sampling ADC for Ultra-Low Power Sensing Applications	Y. Yang, J. Zhou, X. Liu, J. H. Cheong, and W. L. Goh	638	
Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier	L. Wen, X. Cheng, K. Zhou, S. Tian, and X. Zeng	643	
<i>Circuits and Systems for Communications</i>			
NR-DCSK: A Noise Reduction Differential Chaos Shift Keying System	G. Kaddoum and E. Soujiri	648	
On Impedance Matching in a Power-Line-Communication System	M. De Piante and A. M. Tonello	653	
Transformer-Based Tunable Matching Network Design Techniques in 40-nm CMOS	A. R. Suvarna, V. Bhagavatula, and J. C. Rudell	658	
<i>Control Theory Topics in Circuits and Systems</i>			
Periodic Behaviors for Discrete-Time Second-Order Multiagent Systems With Input Saturation Constraints	T. Yang, Z. Meng, D. V. Dimarogonas, and K. H. Johansson	663	
<i>Digital Circuits and Systems (and VLSI)</i>			
A Fast and Power-Efficient Memory-Centric Architecture for Affine Computation	S. Yin, P. Ouyang, L. Liu, and S. Wei	668	
Efficient Sorting Architecture for Successive-Cancellation-List Decoding of Polar Codes	B. Yong Kong, H. Yoo, and I.-C. Park	673	
<i>Computer Aided Design and Electronic Design Automation</i>			
Scalable Adaptive Spintronic Reconfigurable Logic Using Area-Matched MTJ Design	R. Zand, A. Roohi, S. Salehi, and R. F. DeMara	678	

(Contents Continued on Back Cover)



<i>Power Systems and Electronic Circuits</i>		
A Fully Integrated Digital LDO With Coarse–Fine-Tuning and Burst-Mode Operation	<i>M. Huang, Y. Lu, S.-W. Sin, S.-P. U, and R. P. Martins</i>	683
Design of 370-ps Delay Floating-Voltage Level Shifters With 30-V/ns Power Supply Slew Tolerance	<i>D. Liu, S. J. Hollis, H. C. P. Dymond, N. McNeill, and B. H. Stark</i>	688
<i>Nonlinear Circuits and Systems</i>		
Cooperation of Multiagent Systems With Mismatch Parameters: A Viewpoint of Power Systems	<i>W. Sun, J. Lü, X. Yu, Y. Chen, and S. Chen</i>	693
Influence of Amplitude Fluctuations on the Noise-Induced Frequency Shift of Noisy Oscillators	<i>M. Bonnin, F. L. Traversa, and F. Bonani</i>	698
<i>Signal Processing</i>		
Efficient WLS Design of IIR Digital Filters Using Partial Second-Order Factorization	<i>A. Jiang, H. K. Kwan, Y. Zhu, N. Xu, and X. Liu</i>	703
A Low-Latency QRD-RLS Architecture for High-Throughput Adaptive Applications	<i>M. Sadegh Alizadeh, J. Bagherzadeh, and M. Sharifkhani</i>	708
