

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS

II: EXPRESS BRIEFS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY



WWW.IEEE-CAS.ORG

AUGUST 2016

VOLUME 63

NUMBER 8

ITCSFK

(ISSN 1549-7747)

Analog and Mixed Mode Circuits and Systems

A Low-Distortion High-Efficiency Class-D Audio Amplifier Based on Sliding Mode Control	713
. <i>A. I. Hussein, A. N. Mohieldin, F. Hussien, and A. Eladawy</i>	
On the Nonconvergence of the Vector Fitting Algorithm	718
. <i>G. Shi</i>	
A 0.67- μ W 177-ppm/ $^{\circ}$ C All-MOS Current Reference Circuit in a 0.18- μ m CMOS Technology	723
. <i>S. S. Chouhan and K. Halonen</i>	
Analysis and Design of Two-Port N -Path Bandpass Filters With Embedded Phase Shifting	728
. <i>N. Reiskarimian, J. Zhou, T.-H. Chuang, and H. Krishnaswamy</i>	
A 21%-Jitter-Improved Self-Aligned Dividerless Injection-Locked PLL With a VCO Control Voltage Ripple-Compensated Phase Detector.	733
. <i>D. Lee, T. Lee, Y.-J. Kim, and L.-S. Kim</i>	
Innovative Theory on Multiband NGD Topology Based on Feedback-Loop Power Combiner.	738
. <i>B. Ravelo</i>	
A 0.4-V Subnanowatt 8-Bit 1-kS/s SAR ADC in 65-nm CMOS for Wireless Sensor Applications	743
. <i>P. Harikumar, J. J. Wikner, and A. Alvandpour</i>	

Power Systems and Electronic Circuits

Steady-State Analysis of Switching Converters via Frequency-Domain Circuit Equivalents	748
. <i>R. Trincherro, P. Manfredi, I. S. Stievano, and F. G. Canavero</i>	

Digital Circuits and Systems (and VLSI)

Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology	753
. <i>B. Srinivasu and K. Sridharan</i>	
A 40-Gb/s 2^{11} -1 PRBS With Distributed Clocking and a Trigger Countdown Output	758
. <i>L. Vera and J. R. Long</i>	
Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links	763
. <i>A. Yousefzadeh, L. A. Plana, S. Temple, T. Serrano-Gotarredona, S. B. Furber, and B. Linares-Barranco</i>	
Bandwidth Enhancement of Flip-Flops Using Feedback for High-Speed Integrated Circuits	768
. <i>M. Sakare, S. Pavan Kumar, and S. Gupta</i>	

Nonlinear Circuits and Systems

Analog Assisted Multichannel Digital Postcorrection for Time-Interleaved ADCs	773
. <i>G. Huang, C. Yu, and A. Zhu</i>	
Periodic Properties of Chebyshev Polynomial Sequences Over the Residue Ring $Z/2^kZ$	778
. <i>D. Yoshioka and K. Kawano</i>	

(Contents Continued on Back Cover)



<i>Computer Aided Design and Electronic Design Automation</i>	
A Unified Methodology for Designing Hardware Random Number Generators Based on Any Probability Distribution	<i>X. Chen, B. Li, Y. Wang, Y. Liu, and H. Yang</i> 783
<i>Control Theory Topics in Circuits and Systems</i>	
Truncated Prediction Output Feedback Control of a Class of Lipschitz Nonlinear Systems With Input Delay.	<i>Z. Zuo, Z. Lin, and Z. Ding</i> 788
<i>Signal Processing</i>	
An Area Time-Efficient Structure to Find the Approximate First Two Minima for Min-Sum-Based LDPC Decoders	<i>X. Zhu and G. He</i> 793
Unbiased Finite-Memory Digital Phase-Locked Loop	<i>S. H. You, J. M. Pak, C. K. Ahn, P. Shi, and M. T. Lim</i> 798
Resource-Efficient Pipelined Architectures for Radix-2 Real-Valued FFT With Real Datapaths	<i>X.-B. Yin, F. Yu, and Z.-G. Ma</i> 803
<i>Circuits and Systems for Communications</i>	
Diameter-Constrained Overlays With Faulty Links: Equilibrium, Stability, and Upper Bounds	<i>L. A. Grieco, M. B. Alaya, T. Monteil, and K. Drira</i> 808
