

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



MARCH 2016

VOLUME 35

NUMBER 3

ITCSDI

(ISSN 0278-0070)

Editorial	<i>V. Narayanan, C. J. Alpert, and S. Daily</i>	345
REGULAR PAPERS		
<i>Analog, Mixed-Signal, and RF Circuits</i>		
A Novel Approach to Design SAR-ADC: Design Partitioning Method	<i>P. Nandi, H. Talukdar, D. Kumar, and A. K. G. Katakwar</i>	346
<i>Embedded Security</i>		
Detection of Hardware Trojans in Third-Party Intellectual Property Using Untrusted Modules	<i>T. Reece and W. H. Robinson</i>	357
<i>Embedded Systems</i>		
Layout-Based Modeling and Mitigation of Multiple Event Transients	<i>M. Ebrahimi, H. Asadi, R. Bishnoi, and M. B. Tahoori</i>	367
<i>Emerging Technologies</i>		
Radiation-Induced Soft Error Analysis of STT-MRAM: A Device to Circuit Approach	<i>J. Yang, P. Wang, Y. Zhang, Y. Cheng, W. Zhao, Y. Chen, and H. Li</i>	380
<i>High-Level Synthesis</i>		
Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration	<i>B. Carrion Schafer</i>	394
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers	<i>J. Cong, P. Li, B. Xiao, and P. Zhang</i>	407
A Distributed Clustered Architecture to Tackle Delay Variations in Datapath Synthesis	<i>A. A. Del Barrio, J. Cong, and R. Hermida</i>	419
<i>Modeling and Simulation</i>		
Accelerating Architectural Simulation Via Statistical Techniques: A Survey	<i>Q. Guo, T. Chen, Y. Chen, and F. Franchetti</i>	433
An Efficient Network-on-Chip Yield Estimation Approach Based on Gibbs Sampling	<i>F. Lan, Y. Pan, and K.-T. Cheng</i>	447
CAPLET: A Highly Parallelized Field Solver for Capacitance Extraction Using Instantiable Basis Functions	<i>Y.-C. Hsiao and L. Daniel</i>	458
<i>System-Level Design</i>		
A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures	<i>Z.-L. Qian, D.-C. Juan, P. Bogdan, C.-Y. Tsui, D. Marculescu, and R. Marculescu</i>	471
Reusing Hardware Performance Counters to Detect and Identify Kernel Control-Flow Modifying Rootkits	<i>X. Wang and R. Karri</i>	485

(Contents Continued on Back Cover)



(Contents Continued from Front Cover)

Test

- Thermal-Aware Small-Delay Defect Testing in Integrated Circuits for Mitigating Overkill
..... *D. Xiang, K. Shen, B. B. Bhattacharya, X. Wen, and X. Lin* 499
-

SHORT PAPERS

- USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA
..... *C. A. T. Campos, A. L. Marciano, O. P. Vilela Neto, and F. S. Torres* 513
-