

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



MAY 2016

VOLUME 35

NUMBER 5

ITCSDI

(ISSN 0278-0070)

GUEST EDITORIAL

Leveraging Design Automation Techniques for Cyber-Physical System Design	S. Hu, X. S. Hu, and A. Y. Zomaya	697
--	-----------------------------------	-----

SPECIAL SECTION PAPERS

Cross-Layer Codesign for Secure Cyber-Physical Systems <i>B. Zheng, P. Deng, R. Anguluri, Q. Zhu, and F. Pasqualetti</i>	699
LSCD: A Low-Storage Clone Detection Protocol for Cyber-Physical Systems <i>M. Dong, K. Ota, L. T. Yang, A. Liu, and M. Guo</i>	712
Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes <i>D. Zhang, Y. Liu, J. Li, C. J. Xue, X. Li, Y. Wang, and H. Yang</i>	724
Graceful Performance Modulation for Power-Neutral Transient Computing Systems <i>D. Balsamo, A. Das, A. S. Weddell, D. Brunelli, B. M. Al-Hashimi, G. V. Merrett, and L. Benini</i>	738
A Formal Approach to Power Optimization in CPSs With Delay-Workload Dependence Awareness <i>H.-C. An, H. Yang, and S. Ha</i>	750
Synthesis of Application-Specific Fault-Tolerant Digital Microfluidic Biochip Architectures <i>M. Alistar, P. Pop, and J. Madsen</i>	764
CPS Oriented Control Design for Networked Surveillance Robots With Multiple Physical Constraints <i>M. U. Khan, S. Li, Q. Wang, and Z. Shao</i>	778

REGULAR PAPERS

Embedded Security

Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique <i>B. Zhou, W. Zhang, S. Thambipillai, J. Teo Kian Jin, V. Chaturvedi, and T. Luo</i>	792
--	-----

Logic Synthesis

Majority-Inverter Graph: A New Paradigm for Logic Optimization <i>L. Amarú, P.-E. Gaillardon, and G. De Micheli</i>	806
Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs <i>S. Roy, M. Choudhury, R. Puri, and D. Z. Pan</i>	820

Modeling and Simulation

An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits <i>Q. Mei, W. Schoenmaker, S.-H. Weng, H. Zhuang, C.-K. Cheng, and Q. Chen</i>	832
--	-----

System-Level Design

PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels <i>A. Psarras, J. Lee, I. Seitanidis, C. Nicopoulos, and G. Dimitrakopoulos</i>	844
--	-----

Test

Automated Transient Input Stimuli Generation for Analog Circuits <i>S. N. Ahmadyan and S. Vasudevan</i>	858
---	-----

Errata

Erratum to “Model-Driven Design of Network Aspects of Distributed Embedded Systems” <i>E. Ebeid, F. Fummi, and D. Quaglia</i>	872
---	-----