

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



JUNE 2016

VOLUME 35

NUMBER 6

ITCSDI

(ISSN 0278-0070)

REGULAR PAPERS

Embedded Systems

Learning Transfer-Based Adaptive Energy Minimization in Embedded Systems R. A. Shafik, S. Yang, A. Das, L. A. Maeda-Nunez, G. V. Merrett, and B. M. Al-Hashimi 877

Emerging Technologies

Morphable Resistive Memory Optimization for Mobile Virtualization L. Long, D. Liu, L. Liang, X. Zhu, K. Zhong, Z. Shao, and E. H.-M. Sha 891

High-Level Synthesis

Multiconstraint Static Scheduling of Synchronous Dataflow Graphs Via Retiming and Unfolding X.-Y. Zhu, M. Geilen, T. Basten, and S. Stuijk 905

Logic Synthesis

m-Inductive Property of Sequential Circuits H. Savoj, A. Mishchenko, and R. Brayton 919

Modeling and Simulation

Yield Prediction With a New Generalized Process Capability Index Applicable to Non-Normal Data S. Weber, T. Ressurreição, and C. Duarte 931

Employing Scaled Sigma Sampling for Efficient Estimation of Rare Event Probabilities in the Absence of Input Domain Mapping S. Jallepalli, R. Mooraka, S. Parihar, E. Hunter, and E. Maalouf 943

Rapid Assessment of Design Sensitivity to Process Excursions via Scaled Sigma Sampling S. Jallepalli, R. Mooraka, S. Parihar, E. Hunter, and E. Maalouf 957

Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree C. Liao, J. Tao, X. Zeng, Y. Su, D. Zhou, and X. Li 971

Test

Efficient Board-Level Functional Fault Diagnosis With Missing Syndromes S. Jin, F. Ye, Z. Zhang, K. Chakrabarty, and X. Gu 985

Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving Y. Zhou, T. Wang, H. Li, T. Lv, and X. Li 999

On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation X. Shi and N. Nicolici 1012

Verification

Comparing Different Variants of the IC3 Algorithm for Hardware Model Checking A. Griggio and M. Roveri 1026

A Zonotoped Macromodeling for Eye-Diagram Verification of High-Speed I/O Links With Jitter and Parameter Variations L. Ni, S. Manoj P. D., Y. Song, C. Gu, and H. Yu 1040
