

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



SEPTEMBER 2016

VOLUME 35

NUMBER 9

ITCSDI

(ISSN 0278-0070)

REGULAR PAPERS

Analog, Mixed-Signal, and RF Circuits

A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity *F. Burcea, H. Habal, and H. E. Graeb* 1397

Embedded Security

On Improving the Security of Logic Locking *M. Yasin, J. Rajendran, O. Sinanoglu, and R. Karri* 1411

Embedded Systems

Graceful Space Degradation: An Uneven Space Management for Flash Storage Devices *M.-C. Yang, Y.-H. Chang, Y.-H. Kuan, and C.-W. Tsao* 1425

Emerging Technologies and Applications

Modeling Random Telegraph Noise as a Randomness Source and its Application in True Random Number Generation *X. Chen, L. Wang, B. Li, Y. Wang, X. Li, Y. Liu, and H. Yang* 1435

Efficient Layout Generation and Design Evaluation of Vertical Channel Devices *W.-C. Wang and P. Gupta* 1449

Adapting B⁺-Tree for Emerging Nonvolatile Memory-Based Main Memory *P. Chi, W.-C. Lee, and Y. Xie* 1461

FPGAs and Reconfigurable Systems

Joint Modulo Scheduling and V_{dd} Assignment for Loop Mapping on Dual-V_{dd} CGRAs *S. Yin, J. Gu, D. Liu, L. Liu, and S. Wei* 1475

Modeling and Simulation

Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs *P. Buccella, C. Stefanucci, H. Zou, Y. Moursy, R. Iskander, J.-M. Sallese, and M. Kayal* 1489

All-Region Statistical Model for Delay Variation Based on Log-Skew-Normal Distribution *H. Ahmadi Balef, M. Kamal, A. Afzali-Kusha, and M. Pedram* 1503

Three-Port Model of a Modern MOS Transistor in Millimeter Wave Band, Considering Distributed Effects *J. Yavand Hasani* 1509

Physical Design

Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process *I.-J. Liu, S.-Y. Fang, and Y.-W. Chang* 1519

Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography *Y. Yang, W.-S. Luk, D. Z. Pan, H. Zhou, C. Yan, D. Zhou, and X. Zeng* 1532

Test

Built-In Self-Heating Thermal Testing of FPGAs *A. Amouri, J. Hepp, and M. Tahoori* 1546

Verification

Flexibility and Optimization of QBF Skolem–Herbrand Certificates *V. Balabanov, S.-R. Lin, and J.-H. R. Jiang* 1557

SHORT PAPERS

Detailed Placement Algorithm for VLSI Design With Double-Row Height Standard Cells *G. Wu and C. Chu* 1569
