

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



NOVEMBER 2016

VOLUME 35

NUMBER 11

ITCSDI

(ISSN 0278-0070)

REGULAR PAPERS

<i>Embedded Systems</i>	
On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling	1769
..... <i>A. Mineo, M. Palesi, G. Ascia, P. P. Pande, and V. Catania</i>	
<i>FPGAs and Reconfigurable Systems</i>	
A Customizable Framework for Application Implementation onto 3-D FPGAs	1783
..... <i>K. Siozios and D. Soudris</i>	
<i>Logic Synthesis</i>	
Scalable Synthesis of PCHB–WCHB Hybrid Quasi-Delay Insensitive Circuits	1797
..... <i>Y.-H. Lai, C.-C. Chuang, and J.-H. R. Jiang</i>	
<i>Modeling and Simulation</i>	
Analytical Modeling and Characterization of Electromigration Effects for Multibranch Interconnect Trees	1811
..... <i>H.-B. Chen, S. X.-D. Tan, X. Huang, T. Kim, and V. Sukharev</i>	
Non-Monte Carlo Analysis of Low-Frequency Noise: Exposition of Intricate Nonstationary Behavior and Comparison With Legacy Models	1825
..... <i>A. G. Mahmutoglu and A. Demir</i>	
Robust and Efficient Transistor-Level Envelope-Following Analysis of PWM/PFM/PSM DC-DC Converters	1836
..... <i>Y. Wang, P. Li, and S. Lai</i>	
Physics-Based Electromigration Models and Full-Chip Assessment for Power Grid Networks	1848
..... <i>X. Huang, A. Kteyan, S. X.-D. Tan, and V. Sukharev</i>	
UI-Timer 1.0: An Ultrafast Path-Based Timing Analysis Algorithm for CPPR	1862
..... <i>T.-W. Huang and M. D. F. Wong</i>	
<i>System-Level Design</i>	
Synthesis of Active Cell Balancing Architectures for Battery Packs	1876
..... <i>M. Lukasiewycz, M. Kauer, and S. Steinhorst</i>	
Concurrent Task Scheduling and Dynamic Voltage and Frequency Scaling in a Real-Time Embedded System With Energy Harvesting	1890
..... <i>X. Lin, Y. Wang, N. Chang, and M. Pedram</i>	
<i>Test</i>	
ATPG for Delay Defects in Current Mode Threshold Logic Circuits	1903
..... <i>A. K. Palaniswamy, S. Tragoudas, and T. Haniotakis</i>	
<i>Verification</i>	
Generating Current Budgets to Guarantee Power Grid Safety	1914
..... <i>Z. Moudallal and F. N. Najm</i>	
Feature Indented Assertions for Analog and Mixed-Signal Validation	1928
..... <i>A. Ain, A. A. Bruto da Costa, and P. Dasgupta</i>	
<hr/>	
SHORT PAPERS	
NRC: A Nibble Remapping Coding Strategy for NAND Flash Reliability Extension	
..... <i>D. Wei, L. Deng, P. Zhang, L. Qiao, and X. Peng</i>	1942