

# IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

A PUBLICATION OF THE IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION



DECEMBER 2016

VOLUME 35

NUMBER 12

ITCSDI

(ISSN 0278-0070)

---

|  |      |
|--|------|
| Acknowledgment of Guest Editors .....  | 1949 |
| Acknowledgment of Reviewers—2016 .....   | 1950 |
| REGULAR PAPERS   |      |
| <i>Embedded Systems</i>  |      |
| Run-Time Scheduling Framework for Event-Driven Applications on a GPU-Based Embedded System .....                           | 1956 |
| ..... <i>H. Lee and M. A. Al Faruque</i>   |      |
| Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices .....                          | 1968 |
| ..... <i>D. Balsamo, A. S. Weddell, A. Das, A. R. Arreola, D. Brunelli, B. M. Al-Hashimi, G. V. Merrett, and L. Benini</i> |      |
| <i>Emerging Technologies and Applications</i>  |      |
| Reliability-Aware Synthesis With Dynamic Device Mapping and Fluid Routing for Flow-Based Microfluidic Biochips .....       | 1981 |
| ..... <i>T.-M. Tseng, B. Li, M. Li, T.-Y. Ho, and U. Schlichtmann</i>  |      |
| Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation .....                    | 1995 |
| ..... <i>H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli</i>   |      |
| A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems .....                                 | 2008 |
| ..... <i>S. Gu, E. H.-M. Sha, Q. Zhuge, Y. Chen, and J. Hu</i>   |      |
| <i>High-Level Synthesis</i>  |      |
| Efficient Hardware Design of Iterative Stencil Loops .....   | 2018 |
| ..... <i>V. Rana, I. Beretta, F. Bruschi, A. A. Nacci, D. Atienza, and D. Sciuto</i>                                       |      |
| FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow .....                         | 2032 |
| ..... <i>Y. Chen, T. Nguyen, Y. Chen, S. T. Gurumani, Y. Liang, K. Rupnow, J. Cong, W.-M. Hwu, and D. Chen</i>             |      |
| <i>Physical Design</i>   |      |
| Geometric Pattern Match Using Edge Driven Dissected Rectangles and Vector Space .....                                      | 2046 |
| More Power Reduction With 3-Tier Logic-on-Logic 3-D ICs .....  | 2056 |
| Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling .....     | 2068 |
| ..... <i>S. Ahn, M. Kang, M. C. Papaefthymiou, and T. Kim</i>  |      |
| <i>System-Level Design</i>   |      |
| Temperature-Constrained Feasibility Analysis for Multicore Scheduling .....  | 2082 |
| ..... <i>Q. Han, M. Fan, O. Bai, S. Ren, and G. Quan</i>   |      |
| <i>Test</i>  |      |
| Aggressive Test Cost Reductions Through Continuous Test Effectiveness Assessment .....                                     | 2093 |
| On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets .....  | 2104 |
| ..... <i>S. Eggersglüß, K. Schmitz, R. Krenz-Bååth, and R. Drechsler</i>   |      |
| <i>Verification</i>  |      |
| Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation .....                              | 2118 |
| Formal Verification of Arithmetic Circuits by Function Extraction .....  | 2131 |

(Contents Continued on Back Cover)



*(Contents Continued from Front Cover)*

---

SHORT PAPERS

|   |  |      |
|---|--|------|
| Test-Suite-Based Analog/RF Test Time Reduction Using Canonical Correlation .....                    | <i>K. Huang, J. Wen, and J. Willmore</i>                                   | 2143 |
| Efficient Hybrid Performance Modeling for Analog Circuits Using Hierarchical Shrinkage Priors ..... | <i>C. Liao, J. Tao, H. Yu, Z. Tang, Y. Su, D. Zhou, X. Zeng, and X. Li</i> | 2148 |

---

2016 INDEX ..... Available online at <http://ieeexplore.ieee.org>