

u7Q

IEEE TRANSACTIONS ON ELECTRON DEVICES

A PUBLICATION OF THE IEEE ELECTRON DEVICES SOCIETY



NOVEMBER 2013

VOLUME 60

NUMBER 11

IETDAI

(ISSN 0018-9383)

REGULAR PAPERS

Silicon and Column IV Semiconductors Devices

Comparative Simulation Analysis of Process-Induced Variability in Nanoscale SOI and Bulk Trigate FinFETs	3611
..... A. R. Brown, N. Daval, K. K. Bourdelle, B.-Y. Nguyen, and A. Asenov	
Energy Landscape Model of Conduction and Phase Transition in Phase Change Memories	3618
..... M. Rizzi, M. Ferro, P. Fantini, and D. Ielmini	
Robust ESD Protection Design for 40-Gb/s Transceiver in 65-nm CMOS Process	3625
..... C.-Y. Lin, L.-W. Chu, and M.-D. Ker	
Off-State Stress Degradation Analysis and Optimization for the High-Voltage SOI-pLED莫斯 With Thick Gate Oxide	3632
..... S. Liu, W. Sun, R. Zhu, T. Huang, and C. Zhang	
Effects of Fin Width on Device Performance and Reliability of Double-Gate n-Type FinFETs	3639
..... C.-L. Lin, P.-H. Hsiao, W.-K. Yeh, H.-W. Liu, S.-R. Yang, Y.-T. Chen, K.-M. Chen, and W.-S. Liao	
Compact Modeling of Statistical BTI under Trapping/Detrapping	3645
..... J. B. Velamala, K. B. Sutaria, H. Shimizu, H. Awano, T. Sato, G. Wirth, and Y. Cao	
Subthreshold Behavior Models for Nanoscale Short-Channel Junctionless Cylindrical Surrounding-Gate MOSFETs	3655
..... C. Li, Y. Zhuang, S. Di, and R. Han	
Performance Dependence on Width-to-Length Ratio of Si Cap/SiGe Channel MOSFETs	3663
..... W.-T. Chang and Y.-S. Lin	
Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part I—Modeling and Simulation Method	3669
..... X. Jiang, R. Wang, T. Yu, J. Chen, and R. Huang	

(Contents Continued on Page 3609)

Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part II—Experimental Results and Impacts on Device Variability	3676
Intrinsic Time Zero Dielectric Breakdown Characteristics of HfAlO Alloys	3683
A Thermally Stable and High-Performance 90-nm $\text{Al}_2\text{O}_3/\text{Cu}$ -Based 1T1R CBRAM Cell	3690
Tri-Mode Independent Gate FinFET-Based SRAM With Pass-Gate Feedback: Technology–Circuit Co-Design for Enhanced Cell Stability	3696
Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile	3705
Parasitic Gate Capacitance Model for Triple-Gate FinFETs	3710
Measurements of Silicon Photomultipliers Responsivity in Continuous Wave Regime	3718
CMOS Small-Signal and Thermal Noise Modeling at High Frequencies	3726
Spin Transport in Bilayer Graphene Armchair Nanoribbon: A Monte Carlo Simulation Study	3734
Compound Semiconductor Devices	
Influence of Implantation Damages and Intrinsic Dislocations on Phosphorus Diffusion in Ge	3741
Compact Charge-Based Physical Models for Current and Capacitances in AlGaN/GaN HEMTs	3746
Improved Quantum Efficiency in Semipolar (1̄101) InGaN/GaN Quantum Wells Grown on GaN Prepared by Lateral Epitaxial Overgrowth	3753
Memory Devices and Technology	
Statistical Model and Rapid Prediction of RRAM SET Speed–Disturb Dilemma	3760
Evidence for Non-Arrhenius Kinetics of Crystallization in Phase Change Memory Devices	3767
Optoelectronics, Displays, and Imaging	
Determining Junction Temperature in InGaN Light-Emitting Diodes Using Low Forward Currents	3775
LTPS AM-OLED Display Consisting of Two-TFTs/One-Capacitor Pixel Circuits for Producing High-Uniformity Images	3780
Achieving High Performance Oxide TFT-Based Inverters by Use of Dual-Gate Configurations With Floating and Biased Secondary Gates	3787
Low-Frequency Noise Analysis of Electrostatic Discharge Tolerance of InGaN Light-Emitting Diodes	3794
Design Methodology for Light-Emitting Diode Systems by Considering an Electrothermal Model	3799
Ge-on-Si Single-Photon Avalanche Diode Detectors: Design, Modeling, Fabrication, and Characterization at Wavelengths 1310 and 1550 nm	3807
Solid-State Power and High Voltage Devices	
Analysis and Optimization of a Thyristor Structure Using Backside Schottky Contacts Suited for the High Temperature	3814
An Ultralow Specific ON-Resistance LDMOST Using Charge Balance by Split p-Gate and n-Drift Regions	3821
Device–Circuit Co-Design for Beyond 1 GHz 5 V Level Shifter Using DeMOS Transistors	3827
RESURF p-n Diode With a Buried Layer, a Comprehensive Study	3835

Materials, Processing and Packaging

- Die-Level 3-D Integration Technology for Rapid Prototyping of High-Performance Multifunctionality Hetero-Integrated Systems *K.-W. Lee, Y. Ohara, K. Kiyoyama, J.-C. Bea, M. Murugesan, T. Fukushima, T. Tanaka, and M. Koyanagi* 3842

Solid State Device Phenomena

- On the Oxide Trap Density and Profiles of 1-nm EOT Metal-Gate Last CMOS Transistors Assessed by Low-Frequency Noise *E. Simoen, A. Veloso, Y. Higuchi, N. Horiguchi, and C. Claeys* 3849

- The Impact of Substrate Bias on the Steep Subthreshold Slope in Junctionless MuGFETs *S. M. Lee and J. T. Park* 3856

- Theoretical Study of the Gate Leakage Current in Sub-10-nm Field-Effect Transistors *M. V. Fischetti, B. Fu, and W. G. Vandenberghe* 3862

- Lumped Models for Assessment and Optimization of Bipolar Device RF Noise Performance *F. Vitale and R. van der Toorn* 3870

- Characteristics of AlGaN/GaN HEMTs With Various Field-Plate and Gate-to-Drain Extensions *H.-C. Chiu, C.-W. Yang, H.-C. Wang, F.-H. Huang, H.-L. Kao, and F.-T. Chien* 3877

Molecular and Organic Devices

- Evaluation of Counter Electrodes Composed by Carbon Nanofibers and Nanoparticles in Dye-Sensitized Solar Cells *A. Thapa, Y. Zhao, P. Poudel, H. Elbohy, B. Vaagensmith, Z. Zhang, H. Fong, and Q. Qiao* 3883

Sensors and Actuators

- Figure-of-Merit Enhancement for Laterally Vibrating Lithium Niobate MEMS Resonators *S. Gong and G. Piazza* 3888

Vacuum Electron Devices

- Novel Folded Frame Slow-Wave Structure for Millimeter-Wave Traveling-Wave Tube *G. Guo, Y. Wei, M. Zhang, G. Travish, L. Yue, J. Xu, H. Yin, M. Huang, Y. Gong, and W. Wang* 3895

- UV Enhanced Indium-Doped ZnO Nanorod Field Emitter *S.-J. Chang, B.-G. Duan, C.-W. Liu, C.-H. Hsiao, S.-J. Young, and C.-S. Huang* 3901

- A Study on 94 GHz Low-Voltage, Low-Current Gyrotron *N. Xinjian, L. Chaojun, L. Yinghui, and L. Hongfu* 3907

Emerging Technologies and Devices

- Impact of Dimensional Scaling and Size Effects on Spin Transport in Copper and Aluminum Interconnects *S. Rakheja, S.-C. Chang, and A. Naeemi* 3913

BRIEF PAPERS

- Comparison of Bulk-Oxide Trap Models: Lumped Versus Distributed Circuit *H.-P. Chen, J. Ahn, P. C. McIntyre, and Y. Taur* 3920

- Performance Enhancement of Blue InGaN Light-Emitting Diodes With InGaN Barriers and Dip-Shaped Last Barrier *J.-Y. Xiong, S.-W. Zheng, and G.-H. Fan* 3925