

74
1-67/4e3

IEEE TRANSACTIONS ON ELECTRON DEVICES

A PUBLICATION OF THE IEEE ELECTRON DEVICES SOCIETY



SEPTEMBER 2014 VOLUME 61 NUMBER 09 IETDAI (ISSN 0018-9383)

REGULAR PAPERS

Silicon and Column IV Semiconductors Devices

Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part I: Preparation for Modeling Based on Conformal Mapping	<i>T. Yamada, T. Hanajiri, and T. Toyabe</i>	3023
Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part II: Model Derivation and Validity Confirmation	<i>T. Yamada, T. Hanajiri, and T. Toyabe</i>	3030
A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics	<i>F. Lime, O. Moldovan, and B. Iñiguez</i>	3036
A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part II: Total Charges and Intrinsic Capacitance Characteristics	<i>O. Moldovan, F. Lime, and B. Iñiguez</i>	3042
Thermoreflectance CCD Imaging of Self-Heating in Power MOSFET Arrays	<i>K. Maize, A. Ziabari, W. D. French, P. Lindorfer, B. OConnell, and A. Shakouri</i>	3047
2-D Analytical Model for the Threshold Voltage of a Tunneling FET With Localized Charges	<i>R. Vishnoi and M. J. Kumar</i>	3054
Germanium n ⁺ /p Shallow Junction With Record Rectification Ratio Formed by Low-Temperature Preannealing and Excimer Laser Annealing	<i>C. Wang, C. Li, G. Lin, W. Lu, J. Wei, W. Huang, H. Lai, S. Chen, Z. Di, and M. Zhang</i>	3060
CMOS Logic Device and Circuit Performance of Si Gate All Around Nanowire MOSFET	<i>K. Nayak, M. Bajaj, A. Konar, P. J. Oldiges, K. Natori, H. Iwai, K. V. R. M. Murali, and V. R. Rao</i>	3066
Enhanced Performance of Single Poly-Silicon EEPROM Cell With a Tungsten Finger Coupling Structure by Full CMOS Process	<i>C.-P. Chung, K.-S. Chang-Liao, and C.-Y. Chen</i>	3075
Development of a Technique for Characterizing Bias Temperature Instability-Induced Device-to-Device Variation at SRAM-Relevant Conditions	<i>M. Duan, J. F. Zhang, Z. Ji, W. D. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, and A. Asenov</i>	3081
A Study of Overlaying Dielectric Layer and Its Local Geometry Effects on TSV-Induced KOZ in 3-D IC	<i>M.-Y. Tsai, P.-S. Huang, and P.-C. Lin</i>	3090

(Contents Continued on Page 3021)



IEEE TRANSACTIONS ON ELECTRON DEVICES

A PUBLICATION OF THE IEEE ELECTRON DEVICES SOCIETY



SEPTEMBER 2014

VOLUME 61

NUMBER 09

IETDAI

(ISSN 0018-9383)

REGULAR PAPERS

Silicon and Column IV Semiconductors Devices

Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part I: Preparation for Modeling Based on Conformal Mapping	<i>T. Yamada, T. Hanajiri, and T. Toyabe</i>	3023
Modeling of Drain Electric Flux Passing Through the BOX Layer in SoI MOSFETs—Part II: Model Derivation and Validity Confirmation	<i>T. Yamada, T. Hanajiri, and T. Toyabe</i>	3030
A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics	<i>F. Lime, O. Moldovan, and B. Iñiguez</i>	3036
A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part II: Total Charges and Intrinsic Capacitance Characteristics	<i>O. Moldovan, F. Lime, and B. Iñiguez</i>	3042
Thermoreflectance CCD Imaging of Self-Heating in Power MOSFET Arrays	<i>K. Maize, A. Ziabari, W. D. French, P. Lindorfer, B. OConnell, and A. Shakouri</i>	3047
2-D Analytical Model for the Threshold Voltage of a Tunneling FET With Localized Charges	<i>R. Vishnoi and M. J. Kumar</i>	3054
Germanium n ⁺ /p Shallow Junction With Record Rectification Ratio Formed by Low-Temperature Preannealing and Excimer Laser Annealing	<i>C. Wang, C. Li, G. Lin, W. Lu, J. Wei, W. Huang, H. Lai, S. Chen, Z. Di, and M. Zhang</i>	3060
CMOS Logic Device and Circuit Performance of Si Gate All Around Nanowire MOSFET	<i>K. Nayak, M. Bajaj, A. Konar, P. J. Oldiges, K. Natori, H. Iwai, K. V. R. M. Murali, and V. R. Rao</i>	3066
Enhanced Performance of Single Poly-Silicon EEPROM Cell With a Tungsten Finger Coupling Structure by Full CMOS Process	<i>C.-P. Chung, K.-S. Chang-Liao, and C.-Y. Chen</i>	3075
Development of a Technique for Characterizing Bias Temperature Instability-Induced Device-to-Device Variation at SRAM-Relevant Conditions	<i>M. Duan, J. F. Zhang, Z. Ji, W. D. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, and A. Asenov</i>	3081
A Study of Overlaying Dielectric Layer and Its Local Geometry Effects on TSV-Induced KOZ in 3-D IC	<i>M.-Y. Tsai, P.-S. Huang, and P.-C. Lin</i>	3090

(Contents Continued on Page 3021)

Quantum Modeling of the Carrier Mobility in FDSOI Devices	3096
..... V.-H. Nguyen, Y.-M. Niquet, F. Triozon, I. Duchein, O. Nier, and D. Rideau	
Predictive Hot-Carrier Modeling of n-Channel MOSFETs	3103
..... M. Bina, S. Tyaginov, J. Franco, K. Rupp, Y. Wimmer, D. Osintsev, B. Kaczer, and T. Grasser	
Extraction of Gate Resistance in Sub-100-nm MOSFETs With Statistical Verification	3111
..... X. Chen, M. K. Tsai, C.-H. Chen, R. Lee, and D. C. Chen	
A Conductive AFM Nanoscale Analysis of NBTI and Channel Hot-Carrier Degradation in MOSFETs	3118
..... Q. Wu, A. Bayerl, M. Porti, J. M.-Martínez, M. Lanza, R. Rodriguez, V. Velayudhan, M. Nafria, X. Aymerich, M. B. Gonzalez, and E. Simoen	
Performance of a-SiGe:H Thin-Film Solar Cells on High-Heat Dissipation Flexible Ceramic Printable Circuit Board	3125
..... C.-C. Wang, Z.-S. Wu, C.-H. Hsu, S.-Y. Lien, D.-S. Wu, and P. Han	
Implementation of DPL-DD Model for the Simulation of Nanoscale MOS Devices	3131
..... M. Moghaddam, J. Ghazanfarian, and A. Abbassi	
Fast Ramped Voltage Characterization of Single Trap Bias and Temperature Impact on Time-Dependent V_{TH} Variability	3139
..... M. Toledano-Luque, R. Degraeve, P. J. Roussel, L.-Å. Ragnarsson, T. Chiarella, N. Horiguchi, A. Mocuta, and A. Thean	
Compound Semiconductor Devices	
Analysis of Time Dependent Electric Field Degradation in AlGaIn/GaN HEMTs	3145
..... M. D. Hodge, E. R. Heller, R. Vetury, and J. B. Shealy	
Impact of Isolation-Feature Geometry on Self-Heating of AlGaIn/GaN HFETs	3152
..... A. Loghmany, P. Valizadeh, and J. Record	
Plasma Doping of InGaAs at Elevated Substrate Temperature for Reduced Sheet Resistance and Defect Formation	3159
..... E. Y.-J. Kong, S. Subramanian, V. R. D'Costa, L.-H. Chua, W. Zou, C. Chan, T. Henry, and Y.-C. Yeo	
Memory Devices and Technology	
An Analytical Model for the Forming Process of Conductive-Bridge Resistive-Switching Random-Access Memory	3166
..... S. Lv, H. Wang, J. Zhang, J. Liu, L. Sun, and Z. Yu	
Multifunction Behavior of a Vertical MOSFET With Trench Body Structure and New Erase Mechanism for Use in 1T-DRAM	3172
..... J.-T. Lin and P.-H. Lin	
Ion-Bombarded and Plasma-Passivated Charge Storage Layer for SONOS-Type Nonvolatile Memory	3179
..... S.-H. Liu, C.-C. Wu, W.-L. Yang, Y.-H. Lin, and T.-S. Chao	
Thin Film Transistors	
Ultrahigh Sensitivity Self-Amplification Phototransistor Achieved by Automatic Energy Band Lowering Behavior	3186
..... H.-M. Chen, T.-C. Chang, Y.-H. Tai, Y.-C. Chen, M.-C. Yang, C.-H. Chou, J.-F. Chang, and S.-Z. Deng	
Comprehensive Studies on the Carrier Transporting Property and Photo-Bias Instability of Sputtered Zinc Tin Oxide Thin Film Transistors	3191
..... H. W. Lee, B. S. Yang, Y. J. Kim, A. Y. Hwang, S. Oh, J. H. Lee, J. K. Jeong, and H. J. Kim	
Infinite Output Resistance of Corbino Thin-Film Transistors With an Amorphous-InGaZnO Active Layer for Large-Area AMOLED Displays	3199
..... M. Mativenga, S. H. Ha, D. Geng, D. H. Kang, R. K. Mruthyunjaya, G. N. Heiler, T. J. Tredwell, and J. Jang	
Characterization of DC-Stress-Induced Degradation in Bridged-Grain Polycrystalline Silicon Thin-Film Transistors	3206
..... M. Zhang, W. Zhou, R. Chen, M. Wong, and H.-S. Kwok	
Optoelectronics, Displays, and Imaging	
Thermal Transient Analysis of High-Power Green LED Fixed on BN Coated Al Substrates as Heatsink	3213
..... S. Subramani and M. Devarajan	
Photosensing by Edge Schottky Barrier Height Modulation Induced by Lateral Diffusion Current in MOS(p) Photodiode	3217
..... Y.-K. Lin and J.-G. Hwu	
Area and Energy Efficient High-Performance ZnO Wavy Channel Thin-Film Transistor	3223
..... A. N. Hanna, M. T. Ghoneim, R. R. Bahabry, A. M. Hussain, H. M. Fahad, and M. M. Hussain	
Position Sensitive Silicon Photomultiplier With Intrinsic Continuous Cap Resistive Layer	3229
..... C. Li, S. Wang, L. Huo, Y. Wang, K. Liang, R. Yang, and D. Han	
Electrical Polarization Effects on the Optical Polarization Properties of AlGaIn Ultraviolet Light-Emitting Diodes	3233
..... Y.-A. Chang, F.-M. Chen, S.-R. Li, and Y.-K. Kuo	
Integration of Ni_2Si/Si Nanograss Heterojunction on n-MOSFET to Realize High-Sensitivity Phototransistors	3239
..... M. Taghinejad, H. Taghinejad, M. Ganji, A. Rostamian, S. Mohajerzadeh, M. Abdollahad, and M. Kolahdouz	

Materials, Processing and Packaging

Zigzag-Shaped Coil Array Structure for Wireless Chip-to-Chip Communication Applications *C. Lee, J. Park, and C. Park* 3245

Solid State Device Phenomena

Observation of Shot Noise in Phosphorescent Organic Light-Emitting Diodes *T. K. Djidjou, D. A. Bevans, S. Li, and A. Rogachev* 3252

A New Model for the $1/f$ Noise of Polycrystalline Silicon Thin-Film Transistors *M. Wang and M. Wang* 3258

Interplay Between Statistical Variability and Reliability in Contemporary pMOSFETs: Measurements Versus Simulations *R. Hussin, S. M. Amoroso, L. Gerrer, B. Kaczer, P. Weckx, J. Franco, A. Vanderheyden, D. Vanhaeren, N. Horiguchi, and A. Asenov* 3265

Overestimation of Short-Channel Effects Due to Intergate Coupling in Advanced FD-SOI MOSFETs *C. Navarro, M. Bawedin, F. Andrieu, and S. Cristoloveanu* 3274

A Fast Technique to Screen Carrier Generation Lifetime Using DLTS on MOS Capacitors *A. E. Khorasani, D. K. Schroder, and T. L. Alford* 3282

Molecular and Organic Devices

An Integrated a-IGZO UHF Energy Harvester for Passive RFID Tags *A. Chasin, V. Volskiy, M. Libois, K. Myny, M. Nag, M. Rockel , G. A. E. Vandenbosch, J. Genoe, G. Gielen, and P. Heremans* 3289

Sensors and Actuators

Microelectromechanical Relay and Logic Circuit Design for Zero Crowbar Current *J. Fujiki, N. Xu, L. Hutin, I.-R. Chen, C. Qian, and T.-J. K. Liu* 3296

Flexible Piezoelectric Energy Harvesting Circuit With Printable Supercapacitor and Diodes *J. P rh nen, S. Rajala, S. Lehtim ki, and S. Tuukkanen* 3303

Vacuum Electron Devices

Copper Solenoid Design for the Continuous Operation of a Second Harmonic 95-GHz Gyrotron *D. Borodin and M. Einat* 3309

Pulsed Power Combining System for W-Band Traveling Wave Tube Amplifiers With a Waveguide Combiner *J. Ge, Y. Zhou, B. Yu, C. Zhu, J. Zhou, J. Li, F. Wan, J. Feng, J. Cai, and X. Wu* 3317

Study of the Effect of the Electron Beam Parameters on a 0.4 THz Second Harmonic Gyrotron *N. Xinjian, L. Chaojun, L. Yinghui, and L. Hongfu* 3324

Emerging Technologies and Devices

Tri-Gate Graphene Nanoribbon Transistors With Transverse-Field Bandgap Modulation *L.-T. Tung, M. V. Mateus, and E. C. Kan* 3329

BRIEF PAPERS

A Highly Stable Biside Gate Driver Integrated by IZO TFTs *W.-J. Wu, X.-F. Song, L.-R. Zhang, L. Zhou, M. Xu, L. Wang, and J.-B. Peng* 3335

A Simulation Study of SoI-Like Bulk Silicon MOSFET With Improved Performance *Y. Wang, X.-W. He, and C. Shan* 3339

Extension of Planar Bulk n-Channel MOSFET Scaling With Oxygen Insertion Technology *N. Xu, H. Takeuchi, N. Damrongplasit, R. J. Stephenson, X. Huang, N. W. Cody, M. Hytha, R. J. Mears, and T.-J. K. Liu* 3345

High- Q Characteristics of Variable Width Inductors With Reverse Excitation *V. N. R. Vanukuru and A. Chakravorty* 3350

Enhanced Dark Current Suppression of Amorphous Selenium Detector With Use of IGZO Hole Blocking Layer *S. Abbaszadeh, A. Tari, W. S. Wong, and K. S. Karim* 3355
