

IEEE TRANSACTIONS ON ELECTRON DEVICES

A PUBLICATION OF THE IEEE ELECTRON DEVICES SOCIETY



DECEMBER 2016

VOLUME 63

NUMBER 12

IETDAI

(ISSN 0018-9383)

EDITORIAL

Changes in the Editorial Board	G. Ghione	4556
Kudos to Our Reviewers	G. Ghione	4557
Golden List of Reviewers for 2016		4558

REGULAR PAPERS

Review Papers

Single Transistor-Based Methods for Determining the Base Resistance in SiGe HBTs: Review and Evaluation Across Different Technologies	A. Pawlak, J. Krause, H. Wittkopf, and M. Schröter	4591
---	--	------

Silicon and Column IV Semiconductors Devices

RESURF Model and Electrical Characteristics of Finger-Type STI Drain Extended MOS Transistors	H.-C. Tsai, R.-H. Liou, and C. Lien	4603
Design of Poly-Si Junctionless Fin-Channel FET With Quantum-Mechanical Drift-Diffusion Models for Sub-10-nm Technology Nodes	J. Lee, Y. Kim, and S. Cho	4610
3-D Quasi-Atomistic Model for Line Edge Roughness in Nonplanar MOSFETs	S. Oh and C. Shin	4617
TCAD-Based Predictive NBTI Framework for Sub-20-nm Node Device Design Considerations	S. Mishra, H. Y. Wong, R. Tiwari, A. Chaudhary, R. Rao, V. Moroz, and S. Mahapatra	4624
Titanium Silicide on Si:P With Precontact Amorphization Implantation Treatment: Contact Resistivity Approaching 1×10^{-9} Ohm-cm 2	H. Yu, M. Schaekers, A. Peter, G. Pourtois, E. Rosseel, J.-G. Lee, W.-B. Song, K. M. Shin, J.-L. Everaert, S. A. Chew, S. Demuynck, D. Kim, K. Barla, A. Mocuta, N. Horiguchi, A. V.-Y. Thean, N. Collaert, and K. De Meyer	4632
Chord-Fractal Capacitor in CMOS Technology	C.-T. Chien and H.-M. Hsu	4642
V_2O_5 MISFETs on H-Terminated Diamond	C. Verona, W. Ciccognani, S. Colangeli, E. Limiti, M. Marinelli, G. Verona-Rinati, D. Cannatà, M. Benetti, and F. Di Pietrantonio	4647
Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection	G. Lu, Y. Wang, and X. Zhang	4654

(Contents Continued on Page 4553)

A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect	Y. Xiao, X. Lin, H. Lou, B. Zhang, L. Zhang, and M. Chan	4661
Sub-0.2 V Impact Ionization in Si n-i-p-i-n Diode	B. Das, S. Sushama, J. Schulze, and U. Ganguly	4668
Circuit Level Layout Optimization of MOS Transistor for RF and Noise Performance Improvements	J. Jeon and M. Kang	4674
Double-Gate Negative-Capacitance MOSFET With PZT Gate-Stack on Ultra Thin Body SOI: An Experimentally Calibrated Simulation Study of Device Performance	A. Saeidi, F. Jazaeri, I. Stolichnov, and A. M. Ionescu	4678
Compound Semiconductor Devices		
Quasi-Ballistic Γ - and L-Valleys Transport in Ultrathin Body Strained (111) GaAs nMOSFETs	E. Caruso, P. Palestri, D. Lizzit, P. Osgnach, D. Esseni, and L. Selmi	4685
Low-Temperature ICP-CVD SiN_x as Gate Dielectric for GaN-Based MIS-HEMTs	G. Dutta, N. DasGupta, and A. DasGupta	4693
The Role of Barrier Transport and Traps in the Tradeoff Between Low OFF-State Leakage Current and Improved Dynamic Stability of AlGaN/GaN HFETs	S. Mehari, A. Gavrilov, M. Eizenberg, and D. Ritter	4702
An Analytical Model of MOS Admittance for Border Trap Density Extraction in High- k Dielectrics of III-V MOS Devices	A. Vais, K. Martens, D. Lin, A. Mocuta, N. Collaert, A. Thean, and K. DeMeyer	4707
Investigation of Multilayer TiNi Alloys as the Gate Metal for nMOS $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	H. B. Do, Q. H. Luc, M. T. H. Ha, S. H. Huynh, C. C. Hu, Y. C. Lin, and E. Y. Chang	4714
Memory Devices and Technology		
Electrothermal Characterization in 3-D Resistive Random Access Memory Arrays	Y. Luo, W. Chen, M. Cheng, and W.-Y. Yin	4720
Finite Element Modeling of Fowler-Nordheim Program-Erase Process in High- k Interpoly Dielectric Flash Memories	A. Mahajan, D. Gawhane, and R. Patrikar	4729
Ultralow Power Resistance Random Access Memory Device and Oxygen Accumulation Mechanism in an Indium-Tin-Oxide Electrode	C.-H. Pan, T.-C. Chang, T.-M. Tsai, K.-C. Chang, T.-J. Chu, C.-C. Shih, C.-Y. Lin, P.-H. Chen, H. Wu, N. Deng, H. Qian, and S. M. Sze	4737
Correlated Material Enhanced SRAMs With Robust Low Power Operation	S. Srinivasa, A. Aziz, N. Shukla, X. Li, J. Sampson, S. Datta, J. P. Kulkarni, V. Narayanan, and S. K. Gupta	4744
Cycling-Induced Charge Trapping/Detrapping in Flash Memories—Part I: Experimental Evidence	D. Resnati, G. Nicosia, G. M. Paolucci, A. Visconti, and C. Monzio Compagnoni	4753
Cycling-Induced Charge Trapping/Detrapping in Flash Memories—Part II: Modeling	D. Resnati, G. Nicosia, G. M. Paolucci, A. Visconti, and C. Monzio Compagnoni	4761
Obtaining Lower Forming Voltage and Self-Compliance Current by Using a Nitride Gas/Indium-Tin Oxide Insulator in Resistive Random Access Memory	P.-H. Chen, T.-C. Chang, K.-C. Chang, T.-M. Tsai, C.-H. Pan, C.-C. Shih, C.-H. Wu, C.-C. Yang, Y.-T. Su, C.-Y. Lin, Y.-T. Tseng, M.-C. Chen, R.-C. Wang, C.-C. Leu, K.-H. Chen, I. Lo, J.-C. Zheng, and S. M. Sze	4769
Thin Film Transistors		
A Thin-Film Transistor With High Drain Current Induced by a Trap-Assisted Electric Double Layer	A. Gangwar and Dr. B. Mazhari	4776
Drain Current Response to Fast Illumination Pulse for Amorphous In-Ga-Zn-O Thin-Film Transistors	Y.-H. Tai, C.-Y. Chang, P.-C. Chan, and J.-J. Dai	4782
Optoelectronics, Displays, and Imaging		
Si Heterojunction Solar Cells: A Simulation Study of the Design Issues	R. Islam, K. N. Nazif, and K. C. Saraswat	4788
Stress Engineering During the Fabrication of InGaN/GaN Vertical Light Emitting Diodes for Reducing the Quantum Confined Stark Effect	P. Ki, Q. Jiang, W. N. Wang, and D. W. E. Allsopp	4796
Amorphous InSnZnO Thin-Film Transistor Voltage-Mode Active Pixel Sensor Circuits for Indirect X-Ray Imagers	M.-H. Cheng, C. Zhao, C.-L. Huang, H. Kim, M. Nakata, and J. Kanicki	4802
Superlattice Barrier HgCdTe nBn Infrared Photodetectors: Validation of the Effective Mass Approximation	N. Dehdashti Akhavan, G. A. Umana-Membreño, R. Gu, M. Asadnia, J. Antoszewski, and L. Faraone	4811
Thermal Effects on LED Lamp With Different Thermal Interface Materials	Y. Tang, D. Liu, H. Yang, and P. Yang	4819
Extraction of Maximum Power From a PV Array Under Nonuniform Irradiation Conditions	H. S. Sahu and S. K. Nayak	4825

Investigation of Photon-Generated Leakage Current for High-Performance Active Matrix Micro-LED Displays	K. Zhang, D. Peng, W. C. Chong, K. M. Lau, and Z. Liu	4832
Testing and Analysis of Boron-Doped Aluminum Nitride Thin-Film-Coated Al as Thermal Substrates in PCB Fabrication for LED Application	S. Subramani and M. Devarajan	4839
Quantitative Correlation Between Fabrication Precision and Device Homogeneity of Single-Photon Avalanche Diodes	H.-Z. Song, J. Deng, Q. Dai, Z. Shi, and L.-B. Yu	4845
An Extended Design Methodology for LED Lighting Systems Including Lifetime Estimation	R. A. Guisso, M. F. Righi, E. Mineiro Sá, Jr., R. A. Pinto, V. C. Bender, and T. B. Marchesan	4852
Solid-State Power and High Voltage Devices		
Buffer-Induced Time-Dependent OFF-State Leakage in AlGaN/GaN High Electron Mobility Transistors on Silicon	M. Tao, M. Wang, S. Liu, B. Xie, M. Yu, C. P. Wen, J. Wang, Y. Hao, W. Wu, and B. Shen	4860
Theoretical Analyses of Complete 3-D Reduced Surface Field LDMOS With Folded-Substrate Breaking Limit of Superjunction LDMOS	Z. Cao, B. Duan, H. Cai, S. Yuan, and Y. Yang	4865
High-Voltage Electron Injection Enhanced TC-LIGBT on 1.5- μ m-Thin SOI Layer for Reducing the Forward Voltage Drop	J. Zhu, Z. Yang, W. Sun, H. Yu, J. Zhou, and Y. Sun	4873
Materials, Processing and Packaging		
Electrical Characterization of Coaxial Silicon–Insulator–Silicon Through-Silicon Vias: Theoretical Analysis and Experiments	Z. Chen, M. Xiong, B. Li, A. Li, Y. Yan, and Y. Ding	4880
Impact of Nitrogen Incorporation on the Interface Between Ge and La ₂ O ₃ or Y ₂ O ₃ Gate Dielectric: A Study on the Formation of Germanate	Z.-X. Cheng, L. Liu, J.-P. Xu, Y. Huang, P.-T. Lai, and W.-M. Tang	4888
Plant-Based Completely Biodegradable Printed Circuit Boards	V. K. Guna, G. Murugesan, B. H. Basavarajiah, M. Ilangovan, S. Olivera, V. Krishna, and N. Reddy	4893
Solid State Device Phenomena		
Transport Phenomenon in Boron–GroupV Linear Atomic Chains Under Tensile Stress for Nanoscale Devices and Interconnects: First Principles Analysis	B. SanthiBhushan, A. Srivastava, M. S. Khan, A. Srivastava, and S. Goumri-Said	4899
Noise-Current Correlations in InAs/GaSb Type-II Superlattice Midwavelength Infrared Detectors	L. Ciura, A. Kolek, J. Jureńczyk, K. Czuba, A. Jasik, I. Sankowska, E. Papis-Polakowska, and J. Kaniewski	4907
Characterization and Modeling of NBTI in Nanoscale UltraThin Body UltraThin Box FD-SOI MOSFETs	T. A. Karatsori, C. G. Theodorou, S. Haendler, N. Planes, G. Ghibaudo, and C. A. Dimitriadis	4913
Molecular and Organic Devices		
Numerical Capacitance Analysis of Single-Layer OLEDs Based on the Master Equation	W. Zhou, C. Zimmermann, and C. Jungemann	4919
Sensors and Actuators		
Generalized Compact Modeling of Nanoparticle- Based Amperometric Glucose Biosensors	X. Jin, T. S. Fisher, and M. A. Alam	4924
Voltage Controlled Rupturing of TiO ₂ Nanotubes for Gas Sensor Device Applications: Correlation With Surface and Edge Energy	K. Dutta, P. P. Chattopadhyay, and P. Bhattacharyya	4933
Vacuum Electron Devices		
Analysis of Multipactor RF Breakdown in a Waveguide Containing a Transversely Magnetized Ferrite	D. González-Iglesias, Á. Gómez, B. Gimeno, Ó. Fernández, A. Vegas, F. Casas, S. Anza Hormigo, C. Vicente, J. Gil, R. Mata, I. Montero, V. E. Boria, and D. Raboso	4939
Thermomechanical Fatigue in Sub-THz Vacuum Electron Devices	D. Gamzina and B. Ravani	4948
Study of a 0.2-THz Extended Interaction Oscillator Driven by a Pseudospark-Sourced Sheet Electron Beam	G. Shu, W. He, L. Zhang, H. Yin, J. Zhao, A. W. Cross, and A. D. R. Phelps	4955
Large-Signal 2.5-D Steady-State Beam-Wave Interaction Simulation of Folded-Waveguide Traveling-Wave Tubes	S. Meyne, P. Bernadi, P. Birtel, J.-F. David, and A. F. Jacob	4961
Relativistic Second-Harmonic Gyrotron With a Selective Quasi-Regular Cavity	Y. K. Kalynov, I. V. Osharin, A. V. Savilov, and N. A. Zavolsky	4968
Study and Development of Yttrium-Doped Nanoscandate Cathode for High-Power VEDs	S. K. Shukla, A. K. Singh, T. P. Singh, S. K. Saini, R. K. Poonia, R. S. Raju, and R. K. Barik	4975

Emerging Technologies and Devices

Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part I: Model Description	G. Pahwa, T. Dutta, A. Agarwal, S. Khandelwal, S. Salahuddin, C. Hu, and Y. S. Chauhan	4981
Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part II: Model Validation	G. Pahwa, T. Dutta, A. Agarwal, S. Khandelwal, S. Salahuddin, C. Hu, and Y. S. Chauhan	4986
A Nonlinear Circuit Simulation of Switching Process in Resonant-Tunneling Diodes	W.-D. Zhang, E. R. Brown, T. A. Growden, P. R. Berger, and R. Droopad	4993
Junctionless Poly-Si Nanowire Transistors With Low-Temperature Trimming Process for Monolithic 3-D IC Application	J.-Y. Lin, P.-Y. Kuo, K.-L. Lin, C.-C. Chin, and T.-S. Chao	4998
Training a Probabilistic Graphical Model With Resistive Switching Electronic Synapses	S. B. Eryilmaz, E. Neftci, S. Joshi, S. Kim, M. BrightSky, H.-L. Lung, C. Lam, G. Cauwenberghs, and H.-S. P. Wong	5004
Comparative Analysis of Projected Tunnel and CMOS Transistors for Different Logic Application Areas	J. Núñez and M. J. Avedillo	5012
Potential and Drain Current Modeling of Gate-All-Around Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers	H. R. Tajik Khaveh and S. Mohammadi	5021
Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers	E. Ko, H. Lee, J.-D. Park, and C. Shin	5030
Experimental $I-V(T)$ and $C-V$ Analysis of Si Planar p-TFETs on Ultrathin Body	C. Liu, Q. Han, S. Glass, G. V. Luong, K. Narimani, A. T. Tiedemann, A. Fox, W. Yu, X. Wang, S. Mantl, and Q.-T. Zhao	5036
Design of High-Performance InAs–Si Heterojunction 2D–2D Tunnel FETs With Lateral and Vertical Tunneling Paths	H. Carrillo-Nuñez, M. Luisier, and A. Schenck	5041
Design for Variation-Immunity in Sub-10-nm Stacked-Nanowire FETs to Suppress LER-induced Random Variations	J. Park, H. Lee, S. Oh, and C. Shin	5048
A Novel Gate-Stack-Engineered Nanowire FET for Scaling to the Sub-10-nm Regime	S. Sahay and M. J. Kumar	5055
<hr/>		
BRIEF PAPERS		
Low-Voltage InGaZnO Ion-Sensitive Thin-Film Transistors Fabricated by Low-Temperature Process	C.-H. Lu, T.-H. Hou, and T.-M. Pan	5060
Optimized Programming Scheme Enabling Linear Potentiation in Filamentary HfO_2 RRAM Synapse for Neuromorphic Systems	J. Woo, K. Moon, J. Song, M. Kwak, J. Park, and H. Hwang	5064
Impact of Channel Hot Carrier Effect in Junction- and Doping-Free Devices and Circuits	M. Panchore, J. Singh, and S. P. Mohanty	5068
A Novel Tunnel FET Design With Stacked Source Configuration for Average Subthreshold Swing Reduction	C. Wu, Q. Huang, Y. Zhao, J. Wang, Y. Wang, and R. Huang	5072
<hr/>		
CORRESPONDENCE		
Comment on “Optimization of a Pocketed Dual-Metal-Gate TFET by Means of TCAD Simulations Accounting for Quantization-Induced Bandgap Widening”	J. L. Padilla, A. Palomares, and F. Gámiz	5077
<hr/>		
INDEX		5079