

# IEEE TRANSACTIONS ON **SEMICONDUCTOR MANUFACTURING**

A PUBLICATION OF  
THE IEEE COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY SOCIETY  
THE IEEE ELECTRON DEVICES SOCIETY  
THE IEEE RELIABILITY SOCIETY  
THE IEEE SOLID-STATE CIRCUITS SOCIETY

MAY 2016

VOLUME 29

NUMBER 2

ITSMED

(ISSN 0894-6507)

---

EDITORIAL

2015 IEEE TSM Best Paper Award ..... 69

REGULAR ISSUE PAPERS

<i>Advanced Processing</i>	
Fabrication, Characterization, and Simulation of a Low-Cost TSV Integration Without Front-Side CMP Process .....	70
..... Y. Guan, Y. Zhu, S. Ma, Q. Zeng, J. Chen, and Y. Jin	
<i>Advanced Process Control</i>	
Growing Structure Multiple Model System for Quality Estimation in Manufacturing Processes .....	79
..... A. Bleakie and D. Djurdjanovic	
CHF <sub>3</sub> /O <sub>2</sub> -Based Plasma Reactive Ion Etching of GeTe for Nonvolatile Phase Change Memory .....	98
..... Y. Xia, B. Liu, Q. Wang, D. Yao, D. Gao, Z. Xu, Z. Zhang, Z. Song, S. Song, X. Guo, H. Zheng, and S. Feng	
<i>Equipment and Process Technology</i>	
Reactive Sampling for Efficient Defect Source Identification .....	104
..... M. Chakaroun, M. Ouladsine, M. Djeziri, and J. Pinaton	
<i>Factory Modeling and Control</i>	
Integrated Semiconductor Supply Chain Production Planning .....	116
..... J. J. Lowe and S. J. Mason	
<i>Factory Modeling and Manufacturing Integration</i>	
Makespan Analysis of Lot Switching Period in Cluster Tools .....	127
..... J.-H. Lee and H.-J. Kim	
<i>Metrology</i>	
A Spatial-Constraint-Based Feature Point Matching Algorithm for the Positioning of Multiple IC Instances .....	137
..... B. Zhang, H. Yang, and Z. Yin	
<i>Yield Enhancement</i>	
Process Variation Aware Design of Multi-Valued Spintronic Memristor-Based Memory Arrays .....	145
..... H. Mostafa and Y. Ismail	

---

(Contents Continued on Back Cover)



(Contents Continued from Front Cover)

---

*Yield Modeling and Analysis*

Modeling Cycle Times in Production Planning Models for Wafer Fabrication . . . . .	<i>N. B. Kacar, L. Mönch, and R. Uzsoy</i>	153
Effect of Minute Bends and/or Kinks of Wire Bond Profile on Sag Deflection for 3-D and Multichip Module Semiconductor Packaging . . . . .	<i>H.-K. Kung and S.-H. Ho</i>	168

---

ANNOUNCEMENTS

Call for Papers—Power Semiconductor Devices and Smart Power IC Technologies . . . . .		176
Call for Papers—2016 ISSM . . . . .		177

---