

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY
THE IEEE COMPUTER SOCIETY
THE IEEE SOLID-STATE CIRCUITS SOCIETY



FEBRUARY 2016

VOLUME 24

NUMBER 2

ITCOB4

(ISSN 1063-8210)

REGULAR PAPERS

Digital Design

Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics	<i>S. Dhabu and V. A. Prasad</i>	413
High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels	<i>M. Bahadori, M. Kamal, A. Afzali-Kusha, and M. Pedram</i>	421
Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication	<i>S.-R. Kuang, K.-Y. Wu, and R.-Y. Lu</i>	434
A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications	<i>B. K. Mohanty and P. K. Meher</i>	444
Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching	<i>J. Ahn, S. Yoo, and K. Choi</i>	453

On-Chip Networks

Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems	<i>M. Oveis-Gharan and G. N. Khan</i>	465
Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation	<i>E. Kasapaki, M. Schoeberl, R. B. Sørensen, C. Müller, K. Goossens, and J. Sparsø</i>	479
Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces	<i>T. Kagami, H. Matsutani, M. Koibuchi, Y. Take, T. Kuroda, and H. Amano</i>	493

Reconfigurable Circuits, Architectures, and Systems

Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures	<i>S. Yin, D. Liu, Y. Peng, L. Liu, and S. Wei</i>	507
Logic-in-Memory With a Nonvolatile Programmable Metallization Cell	<i>P. Junsangsri, J. Han, and F. Lombardi</i>	521
Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems	<i>J. A. Clemente, R. Gran, A. Chocano, C. del Prado, and J. Resano</i>	530

Circuits for Communications

Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry	<i>T. Feng, N. Lajnef, and S. Chakrabartty</i>	544
Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication	<i>W. Wang and J. F. Buckwalter</i>	555

(Contents Continued on Back Cover)

Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing	567
..... <i>D. Guenther, R. Leupers, and G. Ascheid</i>	
A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects	578
..... <i>S. Chen, H. Li, and P. Y. Chiang</i>	
Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes	587
..... <i>C.-A. Shen, C.-P. Yu, and C.-H. Huang</i>	
<i>Circuit Techniques</i>	
One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements	600
..... <i>I. Shin, J.-J. Kim, Y.-S. Lin, and Y. Shin</i>	
PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors	613
..... <i>J. Wang, N. Gong, and E. G. Friedman</i>	
Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics	625
..... <i>S.-Y. Bin, S.-F. Lin, Y.-C. Cheng, W.-R. Liao, A. Hou, and M. C.-T. Chao</i>	
OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application	638
..... <i>M. Bhanja and B. N. Ray</i>	
<i>VLSI Modeling and Emulation</i>	
Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNR-FETs With Performance Analysis	650
..... <i>M. Gholipour, Y.-Y. Chen, A. Sangai, N. Masoumi, and D. Chen</i>	
Knowledge-Based Neural Network Model for FPGA Logical Architecture Development	664
..... <i>Q. Liu, M. Gao, and Q. Zhang</i>	
A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription	678
..... <i>S. Alam and S. M. R. Hasan</i>	
<i>VLSI Algorithms</i>	
Graph-Based Transistor Network Generation Method for Supergate Design	692
..... <i>V. N. Possani, V. Callegaro, A. I. Reis, R. P. Ribas, F. de Souza Marques, and L. S. da Rosa, Jr.</i>	
A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes	706
..... <i>C. Hou and Q. Zhao</i>	
Redundant Via Insertion Based on SCA	720
..... <i>J.-P. Wang, R.-S. Xing, D. Xu, Y.-B. Su, R.-P. Feng, R. Wei, Y.-N. Li, and T.-W. Zhao</i>	
Verification of the Power and Ground Grids Under General and Hierarchical Constraints	729
..... <i>M. Avci and F. N. Najm</i>	
Design for Testability of Sleep Convention Logic	743
..... <i>F. A. Parsan, S. C. Smith, and W. K. Al-Assadi</i>	
TRANSACTIONS BRIEFS	
Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems	754
..... <i>J. Jo, H. Yoo, and I.-C. Park</i>	
A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register	759
..... <i>Y.-H. Ho and C.-Y. Yao</i>	
NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices	764
..... <i>J.-Y. Kim, S.-H. Park, H. Seo, K.-W. Song, S. Yoon, and E.-Y. Chung</i>	
Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks	769
..... <i>Z. Gao, P. Reviriego, Z. Xu, X. Su, M. Zhao, J. Wang, and J. A. Maestro</i>	
Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits	774
..... <i>A. Shapiro and E. G. Friedman</i>	
Efficient Synchronization for Distributed Embedded Multiprocessors	779
..... <i>H. Xiao, N. Wu, F. Ge, T. Isshiki, H. Kunieda, J. Xu, and Y. Wang</i>	
A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies	784
..... <i>T.-Y. Hsieh, C.-H. Wang, T.-L. Chih, and Y.-H. Chi</i>	
A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method	789
..... <i>Y.-H. Kim, Y.-J. Kim, T. Lee, and L.-S. Kim</i>	
A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm ²	794
..... <i>S.-N. Kim, M.-R. Kim, B.-R.-S. Sung, H.-W. Kang, M.-H. Cho, and S.-T. Ryu</i>	
SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations	799
..... <i>V. Dumitriu and L. Kirischian</i>	
Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects	803
..... <i>A. Alizadeh and R. Sarvari</i>	
A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing ..	808
..... <i>M. H. Najafi and M. E. Salehi</i>	
