

# IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY   
THE IEEE COMPUTER SOCIETY   
THE IEEE SOLID-STATE CIRCUITS SOCIETY 

MARCH 2016

VOLUME 24

NUMBER 3

ITCOB4

(ISSN 1063-8210)

---

## REGULAR PAPERS

<i>Computational and Arithmetic Units</i>		
Symbiote Coprocessor Unit—A Streaming Coprocessor for Data Stream Acceleration .....	P. S. Vaidya, J. J. Lee, V. S. Pai, M. Lee, and S. Hur .....	813
A Novel Quantum-Dot Cellular Automata $X$ -bit $\times$ 32-bit SRAM .....	M. Kianpour and R. Sabbaghi-Nadooshan .....	827
Hardware Accelerator for Probabilistic Inference in 65-nm CMOS .....	O. U. Khan and D. D. Wentzloff .....	837
Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding .....	A. Raha, H. Jayakumar, and V. Raghunathan .....	846
<i>Energy-Efficient Resilient Digital Techniques</i>		
VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache .....	Y. Wang, Y. Han, H. Li, and X. Li .....	858
Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems .....	J. Lee and S. Kim .....	871
Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization .....	M. Zangeneh and A. Joshi .....	884
Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching .....	E. P. Kim, J. Choi, N. R. Shanbhag, and R. A. Rutenbar .....	897
Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design .....	R. Ezz-Eldin, M. A. El-Moursy, and H. F. A. Hamed .....	909
DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures .....	J. Zheng, N. Wu, L. Zhou, Y. Ye, and K. Sun .....	920
Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames .....	M. Ebrahimi, P. M. B. Rao, R. Seyyedi, and M. B. Tahoori .....	932
<i>Memory Arrays</i>		
Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches .....	S. Motaman and S. Ghosh .....	944
Sequoia: A High-Endurance NVM-Based Cache Architecture .....	M. R. Jokar, M. Arjomand, and H. Sarbazi-Azad .....	954
A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM .....	R. Joshi, S. Saroop, R. Kanj, Y. Liu, W. Wang, C. Radens, Y. Tan, and K. Yogendra .....	968

(Contents Continued on Back Cover)

(Contents Continued from Front Cover)

---

An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel .....	J. Yang, B. Geller, M. Li, and T. Zhang	979
Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches .....	X. Fong, R. Venkatesan, D. Lee, A. Raghunathan, and K. Roy	992
Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications .....	Y. Halawani, B. Mohammad, D. Homouz, M. Al-Qutayri, and H. Saleh	1003
<i>Circuits for Analog, Communications, and Security</i>		
All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression Scheme .....	D.-H. Jung, K. Ryu, J.-H. Park, and S.-O. Jung	1015
An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop .....	W. Namgoong	1025
Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation .....	H. Aridhi, M. H. Zaki, and S. Tahar	1036
Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O .....	I. Mukhopadhyay, M. Y. Mukadam, R. Narayanan, F. O'Mahony, and A. B. Apsel	1050
DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain .....	Y. Zheng, F. Zhang, and S. Bhunia	1059
Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division .....	S. A. R. Ahmadi Mehr, M. Tohidian, and R. B. Staszewski	1071
A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS ....	S. Liu and Y. Zheng	1083
An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers .....	S. Hwang, J. Song, S.-G. Bae, Y. Lee, and C. Kim	1092
A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method .....	Y. Xia, K. Nie, J. Xu, and S. Yao	1104
Dual Use of Power Lines for Design-for-Testability—A CMOS Receiver Design .....	J. M. Salem and D. S. Ha	1118
<i>Algorithms</i>		
GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis .....	A. Tang and N. K. Jha	1126
GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis .....	K. He, S. X.-D. Tan, H. Wang, and G. Shi	1140
A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs .....	E. J. Wyers, M. A. Morton, T. C. L. G. Sollner, C. T. Kelley, and P. D. Franzon	1151
TRANSACTIONS BRIEFS		
Ultralow-Energy Variation-Aware Design: Adder Architecture Study .....	H. Dorost, A. Teymour, S. M. Fakhraie, and M. E. Salehi	1165
High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols .....	H.-M. Chou, Y.-C. Chen, K.-H. Yang, J. Tsao, S.-C. Chang, W.-B. Jone, and T.-F. Chen	1169
Low-Power Variation-Tolerant Nonvolatile Lookup Table Design .....	X. Xue, J. Yang, Y. Lin, R. Huang, Q. Zou, and J. Wu	1174
Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits .....	D. Chang, J. N. Kitchen, B. Bakkaloglu, S. Kiaei, and S. Ozev	1179
A 0.4-mW, 4.7-ps Resolution Single-Loop $\Delta\Sigma$ TDC Using a Half-Delay Time Integrator .....	C.-K. Kwon, H. Kim, J. Park, and S.-W. Kim	1184
Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs .....	C.-H. Chou, H.-H. Yeh, S.-H. Huang, Y.-T. Nieh, S.-C. Chang, and Y.-T. Chang	1189
A Practical Logic Obfuscation Technique for Hardware Security .....	J. Zhang	1193
Diagnostic Fail Data Minimization Using an $N$ -Cover Algorithm .....	S. Bodhe, M. E. Amyeen, I. Pomeranz, and S. Venkataraman	1198
Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC .....	Y. Zhu, C.-H. Chan, S.-S. Wong, U Seng-Pan, and R. P. Martins	1203
Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation .....	A. Kaivani and S. Ko	1208
COMMENTS AND CORRECTIONS		
Corrections to “GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis” .....	K. He and S. Tan	1212

---