

# IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY  
THE IEEE COMPUTER SOCIETY  
THE IEEE SOLID-STATE CIRCUITS SOCIETY



APRIL 2016

VOLUME 24

NUMBER 4

ITCOB4

(ISSN 1063-8210)

---

REGULAR PAPERS

*Circuits for Security*

SRAM-Based Unique Chip Identifier Techniques .....	<i>S. Chellappa and L. T. Clark</i>	1213
High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over $GF(2^m)$ .....	<i>L. Li and S. Li</i>	1223
Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling .....	<i>U. Guin, D. Forte, and M. Tehranipoor</i>	1233

*Digital Circuits and Subsystems*

Implementing Minimum-Energy-Point Systems With Adaptive Logic .....	<i>L. Koskinen, M. Hienkari, J. Mäkipää, and M. J. Turnquist</i>	1247
On Efficient Retiming of Fixed-Point Circuits .....	<i>P. K. Meher</i>	1257
Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS .....	<i>Y. Bai, Y. Song, M. N. Bojnordi, A. Shapiro, E. G. Friedman, and E. Ipek</i>	1266
Hybrid LUT/Multiplexer FPGA Logic Architectures .....	<i>S. A. Chin, J. Luu, S. Huda, and J. H. Anderson</i>	1280
A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory .....	<i>K.-C. Ho, C.-L. Chen, and H.-C. Chang</i>	1293
A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing .....	<i>S. Yin, P. Ouyang, T. Chen, L. Liu, and S. Wei</i>	1305
Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs .....	<i>J. Kuang, W.-K. Chow, and E. F. Y. Young</i>	1319

*Memories*

A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell .....	<i>Y. Ye, Y. Kang, C. Zhang, Y. Chan, H. Wu, S. Lee, Z. Song, and B. Chen</i>	1333
Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation .....	<i>K. Kang, H. Jeong, Y. Yang, J. Park, K. Kim, and S.-O. Jung</i>	1342
Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture .....	<i>J. Park, T. Zheng, M. Erez, and M. Orshansky</i>	1351

---

(Contents Continued on Back Cover)



---

An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM .....	1361
..... <i>T. Na, J. Kim, B. Song, J. P. Kim, S. H. Kang, and S.-O. Jung</i>	
Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform .....	1371
..... <i>S. Verma and B. K. Kaushik</i>	
<i>Techniques for Wireless Communications</i>	
RF Power Gating: A Low-Power Technique for Adaptive Radios .....	1377
..... <i>J.-F. Pons, N. Dehaese, S. Bourdel, J. Gaubert, and B. Paille</i>	
Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers .....	1391
..... <i>J. Chen, J. Hu, and J. Zhou</i>	
An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS .....	1402
..... <i>Y. Zhao, Y. Shen, P. Xue, Z. Ma, Z. Peng, B. Chen, and Z. Hong</i>	
Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization .....	1412
..... <i>T. H. Pham, S. A. Fahmy, and I. V. McLoughlin</i>	
<i>Resiliency</i>	
A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation .....	1421
..... <i>X. L. Tan and P. K. Chan</i>	
A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS .....	1430
..... <i>D. Wang, X. L. Tan, and P. K. Chan</i>	
<i>Analog/Mixed-Signal Techniques and Converters</i>	
A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme .....	1441
..... <i>K.-T. Lin, Y.-W. Cheng, and K.-T. Tang</i>	
A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta-Sigma Modulator .....	1450
..... <i>T. Lee, Y.-H. Kim, J. Sim, J.-S. Park, and L.-S. Kim</i>	
A Stagger-Tuned Transimpedance Amplifier .....	1460
..... <i>M. H. Taghavi, P. Ahmadi, L. Belostotski, and J. W. Haslett</i>	
A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18- $\mu$ m CMOS .....	1470
..... <i>L.-J. Chen and S.-I. Liu</i>	
High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator .....	1484
..... <i>K. Ryu, J. Jung, D.-H. Jung, J. H. Kim, and S.-O. Jung</i>	
A Comparator-Based Rail Clamp .....	1493
..... <i>R. Venkatasubramanian, K. Oertle, and S. Ozev</i>	
<i>3-D Circuits and Systems</i>	
Prebond Testing of Weak Defects in TSVs .....	1503
..... <i>D. Arumí, R. Rodríguez-Montañés, and J. Figueras</i>	
Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling .....	1515
..... <i>C. Serafy, A. Bar-Cohen, A. Srivastava, and D. Yeung</i>	
3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements .....	1524
..... <i>X. Xu, Z. Ren, H. Qu, and D. Ren</i>	
<i>On-Chip and Off-Chip Communication</i>	
Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures .....	1535
..... <i>A. Mineo, M. Palesi, G. Ascia, and V. Catania</i>	
Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip .....	1546
..... <i>W. Liu, W. Zhang, X. Wang, and J. Xu</i>	
IP Protection of Mesh NoCs Using Square Spiral Routing .....	1560
..... <i>Q. Liu, W. Ji, Q. Chen, and T. Mak</i>	
Improve Chip Pin Performance Using Optical Interconnects .....	1574
..... <i>Z. Wang, J. Xu, P. Yang, X. Wang, Z. Wang, L. H. K. Duong, Z. Wang, R. K. V. Maeda, and H. Li</i>	
TRANSACTIONS BRIEFS	
Concept, Design, and Implementation of Reconfigurable CORDIC .....	1588
..... <i>S. Aggarwal, P. K. Meher, and K. Khare</i>	
Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique .....	1593
..... <i>H. Farkhani, A. Peiravi, and F. Moradi</i>	
An Auto-Reconfigurable 2 $\times$ /4 $\times$ AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement .....	1598
..... <i>H. Lee</i>	
An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code .....	1603
..... <i>P. Reviriego, S. Liu, L. Xiao, and J. A. Maestro</i>	
A New CDMA Encoding/Decoding Method for on-Chip Communication Network .....	1607
..... <i>J. Wang, Z. Lu, and Y. Li</i>	
COMMENTS AND CORRECTIONS	
Erratum to "Efficient VLSI Implementation of $2n$ Scaling of Signed Integer in RNS $\{2n - 1, 2n, 2n + 1\}$ " .....	1612
..... <i>T. F. Tay, C.-H. Chang, and J. Y. S. Low</i>	

---