

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY
THE IEEE COMPUTER SOCIETY
THE IEEE SOLID-STATE CIRCUITS SOCIETY



MAY 2016

VOLUME 24

NUMBER 5

ITCOB4

(ISSN 1063-8210)

REGULAR PAPERS

3-D Stacked Systems

PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM	<i>Y. Wang, Y. Han, H. Li, L. Zhang, Y. Cheng, and X. Li</i>	1613
Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation	<i>D. Kim and S. Mukhopadhyay</i>	1626
Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs	<i>T. Song, C. Liu, Y. Peng, and S. K. Lim</i>	1636
A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation	<i>X. Chen and N. K. Jha</i>	1649

Yield-Centric Design and Testing

A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs	<i>V. K. Rajanna and B. Amrutur</i>	1663
Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators	<i>S.-P. Mu, M. C.-T. Chao, S.-H. Chen, and Y.-M. Wang</i>	1675
A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors	<i>Y. Lin, M. Zwolinski, and B. Halak</i>	1688
Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs	<i>M. Sadi and M. Tehranipoor</i>	1702
A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits	<i>X. Wang, D. Zhang, D. Su, L. Winemberg, and M. Tehranipoor</i>	1715
A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs	<i>H.-Y. Chang and C.-Y. Yang</i>	1728
Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents	<i>D. Arumí, R. Rodríguez-Montañés, and J. Figueras</i>	1739

(Contents Continued on Back Cover)



Memories

PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash *D. Wei, L. Deng, L. Qiao, P. Zhang, and X. Peng* 1749

A Leakage Compensation Design for Low Supply Voltage SRAM *C.-C. Wang, D.-S. Wang, C.-H. Liao, and S.-Y. Chen* 1761

CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System *Y. Lee and S. Kim* 1770

Self-Timed Read and Write Operations in STT-MRAM *R. Bishnoi, F. Oboril, M. Ebrahimi, and M. B. Tahoori* 1783

Area-Aware Cache Update Trackers for Postsilicon Validation *S. Chandran, S. R. Sarangi, and P. R. Panda* 1794

Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way *M.-C. Yang, Y.-H. Chang, T.-W. Kuo, and F.-H. Chen* 1808

Design Methodologies, Algorithms, and Evaluation

Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs *E. Nasiri, J. Shaikh, A. H. Pereira, and V. Betz* 1821

A Systematic Design Methodology of Asynchronous SAR ADCs *C.-P. Huang, J.-M. Lin, Y.-T. Shyu, and S.-J. Chang* 1835

Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range *Z. Torabi and G. Jaberipur* 1849

An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits *G. Leung, S. Wang, A. Pan, P. Gupta, and C. O. Chui* 1858

A New Binary-Halved Clustering Method and ERT Processor for ASSR System *C.-H. Chou, T.-W. Kuan, S. Barma, B.-W. Chen, W. Ji, C.-H. Peng, and J.-F. Wang* 1871

Reconfigurable Hardware

Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs *K. Huang, R. Zhao, and Y. Lian* 1885

Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures *S. Yin, X. Yao, D. Liu, L. Liu, and S. Wei* 1895

Radio-Frequency Circuits

A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS *P. Masoumi Farahabadi and K. Moez* 1909

A 57-to-64-GHz 0.094-mm² 5-bit Passive Phase Shifter in 65-nm CMOS *F. Meng, K. Ma, K. S. Yeo, and S. Xu* 1917

Application-Specific Processing

LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter *B. K. Mohanty, P. K. Meher, and S. K. Patel* 1926

Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second *P. A. Hager, A. Bartolini, and L. Benini* 1936

High-Performance NB-LDPC Decoder With Reduction of Message Exchange *J. O. Lacruz, F. García-Herrero, M. J. Canet, and J. Valls* 1950

Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia *N. Bayasi, T. Tekeste, H. Saleh, B. Mohammad, A. Khandoker, and M. Ismail* 1962

Clock Shaping and Locked Loops

A 0.1–3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS *I. Raja, G. Banerjee, M. A. Zeidan, and J. A. Abraham* 1975

A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase–Frequency-Error Compensation *Y.-H. Ho and C.-Y. Yao* 1984

TRANSACTIONS BRIEFS

Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing *C.-H. Chang, S.-H. Chen, B.-W. Chen, W. Ji, K. Bharanitharan, and J.-F. Wang* 1993

Trigger-Centric Loop Mapping on CGRAs *S. Yin, P. Zhou, L. Liu, and S. Wei* 1998

Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM *A. Chhabra and Y. D. Vaderiya* 2003

Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order *A. Ambede and A. P. Vinod* 2008
