

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY
THE IEEE COMPUTER SOCIETY
THE IEEE SOLID-STATE CIRCUITS SOCIETY



JUNE 2016

VOLUME 24

NUMBER 6

ITCOB4

(ISSN 1063-8210)

REGULAR PAPERS

Clock Shaping and Locked Loops

- A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones *H.-S. Vu and K.-H. Chen* 2013
- A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs *T. S. Sandhu and K. El-Sankary* 2026
- Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources *M. Gholami* 2040
- A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs *O. Abdelfattah, G. Gal, G. W. Roberts, I. Shih, and Y.-C. Shih* 2050

Energy- and Thermal-Aware Design

- Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems *Q. Liu and Q.-J. Zhang* 2062
- Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems *Y. Cui, W. Zhang, V. Chaturvedi, and B. He* 2075
- Power-Efficient Workload Balancing for Video Applications *M. U. K. Khan, M. Shafique, and J. Henkel* 2089
- A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server *I. Hwang and M. Pedram* 2103
- A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications *A. Maity and A. Patra* 2117

Memories

- Approximate SRAMs With Dynamic Energy-Quality Management *F. Frustaci, D. Blaauw, D. Sylvester, and M. Alioto* 2128
- EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control *S. Mishra and A. Dandapat* 2142
- Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches *J. Hong and S. Kim* 2152

(Contents Continued on Back Cover)



Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs	<i>B. Wang, Q. Li, and T. T.-H. Kim</i>	2165
Optimized Built-In Self-Repair for Multiple Memories	<i>W. Kang, C. Lee, H. Lim, and S. Kang</i>	2174
Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs	<i>F. Ahmed and L. Milor</i>	2184
Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence	<i>Z. Guan and M. Marek-Sadowska</i>	2195
Understanding the Relation Between the Performance and Reliability of NAND Flash/SCM Hybrid Solid-State Drive	<i>S. Tanakamaru, S. Hosaka, K. Johguchi, H. Takishita, and K. Takeuchi</i>	2208
<i>Networks and Interconnects</i>		
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow	<i>Y. Chen, S. T. Gurumani, Y. Liang, G. Li, D. Guo, K. Rupnow, and D. Chen</i>	2220
Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology	<i>W. Bae, G.-S. Jeong, Y. Kim, H.-K. Chi, and D.-K. Jeong</i>	2234
<i>Reconfigurable Systems and Subsystems</i>		
Integrated Floating-Gate Programming Environment for System-Level ICs	<i>S. Kim, J. Hasler, and S. George</i>	2244
A Programmable and Configurable Mixed-Mode FPAA SoC	<i>S. George, S. Kim, S. Shah, J. Hasler, M. Collins, F. Adil, R. Wunderlich, S. Nease, and S. Ramakrishnan</i>	2253
Streaming Elements for FPGA Signal and Image Processing Accelerators	<i>P. Wang and J. McAllister</i>	2262
<i>Analog and Radio-Frequency Circuits</i>		
Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications	<i>M. Mollaalipour and H. Miar-Naimi</i>	2275
Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers	<i>J. W. Jeong, A. Nassery, J. N. Kitchen, and S. Ozev</i>	2286
Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs	<i>M. S. Kim, X. Li, H. Liu, J. Sampson, S. Datta, and V. Narayanan</i>	2299
A 4 × 10-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS	<i>J.-Y. Lee, J. Yang, J.-H. Yoon, S.-W. Kwon, H. Won, J. Han, and H.-M. Bae</i>	2310
<i>Robust Design</i>		
Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays	<i>C.-Y. Huang, Y.-J. Li, C.-W. Liu, C.-Y. Wang, Y.-C. Chen, S. Datta, and V. Narayanan</i>	2321
Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures	<i>R. Zhang, B. H. Meyer, K. Wang, M. R. Stan, and K. Skadron</i>	2335
A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects	<i>P. Jain, J. Cortadella, and S. S. Sapatnekar</i>	2345
A Skew-Normal Canonical Model for Statistical Static Timing Analysis	<i>R. S., M. Vijaykumar, and V. Vasudevan</i>	2359
<i>Arithmetic and Coding</i>		
Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest	<i>J. Hormigo and J. Villalba</i>	2369
A High Throughput List Decoder Architecture for Polar Codes	<i>J. Lin, C. Xiong, and Z. Yan</i>	2378
TRANSACTIONS BRIEFS		
Computing Seeds for LFSR-Based Test Generation From Nontest Cubes	<i>I. Pomeranz</i>	2392
Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors	<i>H. Tang and J. Park</i>	2397
A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO	<i>A. X. Glittas, M. Sellathurai, and G. Lakshminarayanan</i>	2402
Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC	<i>F.-T. Chou and C.-C. Hung</i>	2407
COMMENTS AND CORRECTIONS		
Corrections to “A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones”	<i>H.-S. Vu and K.-H. Chen</i>	2412
