

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY
THE IEEE COMPUTER SOCIETY
THE IEEE SOLID-STATE CIRCUITS SOCIETY



OCTOBER 2016

VOLUME 24

NUMBER 10

ITCOB4

(ISSN 1063-8210)

REGULAR PAPERS

Networks on Chip

- Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network *X. Chen and N. K. Jha* 3013
- Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization *L. Yang, W. Liu, W. Jiang, M. Li, J. Yi, and E. H.-M. Sha* 3027
- Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC *J. Zhan, J. Ouyang, F. Ge, J. Zhao, and Y. Xie* 3041

Automated Design

- A Flexible Framework for the Automatic Generation of SBST Programs *A. Riefert, R. Cantoro, M. Sauer, M. Sonza Reorda, and B. Becker* 3055
- Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design *N. Wang, W. Zhong, C. Hao, S. Chen, T. Yoshimura, and Y. Zhu* 3067
- Design Methodology for Voltage-Scaled Clock Distribution Networks *C. Sitik, W. Liu, B. Taskin, and E. Salman* 3080
- Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory *X. Chen, E. H.-M. Sha, Q. Zhuge, C. J. Xue, W. Jiang, and Y. Wang* 3094

Energy/Area-Efficient Design

- Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation *G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi* 3105
- Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime *S. Lee, K. Kang, J. Jung, and C.-M. Kyung* 3118

Nonvolatile Memory

- Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices *M.-C. Yang, Y.-H. Chang, C.-W. Tsao, and C.-Y. Liu* 3132
- Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory *D. Wei, L. Qiao, S. Wang, and X. Peng* 3145

(Contents Continued on Back Cover)



(Contents Continued from Front Cover)

Circuit Design

Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators	<i>T.-H. Lee and P. A. Abshire</i>	3156
Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures	<i>R. Wang, J. Han, B. F. Cockburn, and D. G. Elliott</i>	3169
Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS	<i>S. Wang, C.-H. Lee, and Y.-B. Wu</i>	3184
