

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

A JOINT PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY
THE IEEE COMPUTER SOCIETY
THE IEEE SOLID-STATE CIRCUITS SOCIETY



NOVEMBER 2016

VOLUME 24

NUMBER 11

ITCOB4

(ISSN 1063-8210)

REGULAR PAPERS

Digital Architectures, Subsystems, and Designs

A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems	<i>S. Das, W. Zhang, and Y. Liu</i>	3193
Reconfigurable Systolic Array: From Architecture to Physical Design for NML	<i>G. Causaprano, F. Riente, G. Turvani, M. Vacca, M. Ruo Roch, M. Zamboni, and M. Graziano</i>	3208
A Study of 3-D Power Delivery Networks With Multiple Clock Domains	<i>A. Todri-Sanial and Y. Cheng</i>	3218
All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator	<i>Y.-J. An, D.-H. Jung, K. Ryu, H. S. Yim, and S.-O. Jung</i>	3232
EMBIRA: An Accelerator for Model-Based Iterative Reconstruction	<i>J. Liu, S. Venkataramani, S. V. Venkatakrishnan, Y. Pan, C. A. Bouman, and A. Raghunathan</i>	3243
Low-Latency ECDSA Signature Verification—A Road Toward Safer Traffic	<i>M. Knežević, V. Nikov, and P. Rombouts</i>	3257

Resiliency and Reliability

Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology	<i>Y. Safaei Mehrabani and M. Eshghi</i>	3268
Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor	<i>Y. Miyake, Y. Sato, S. Kajihara, and Y. Miura</i>	3282
A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction	<i>H. Farbeh, N. S. Mirzadeh, N. F. Ghalaty, S.-G. Miremadi, M. Fazeli, and H. Asadi</i>	3296
Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect	<i>Y. Cheng, A. Todri-Sanial, J. Yang, and W. Zhao</i>	3310

(Contents Continued on Back Cover)



(Contents Continued from Front Cover)

Analog and Radio Frequency

Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver	<i>C.-F. Wu, W.-C. Liu, C.-C. Tsui, C.-Y. Liu, M.-S. Sie, and S.-J. Jou</i>	3323
A 24- μ W 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS	<i>Y.-H. Chung, C.-W. Yen, and M.-H. Wu</i>	3334

Intrachip and Interchip Interconnections

Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips	<i>P. Roy, S. Saha, H. Rahaman, and P. Dasgupta</i>	3345
Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems	<i>J. Ng, X. Wang, A. K. Singh, and T. Mak</i>	3359
